Artosyn selects Chips&Media Lossy&Lossless Compression IP for Drone, Robots, AR, and VR SoCs

Seoul,  K orea, Aug. 10, 2016 - Artosyn Microelectronics, a leading supplier of Drone system on chip (SoC) in China, today announced that they have licensed Chips&Media’s Lossy&Lossless compression IP core, CFrame50 for their next-generation drone SoCs. Artosyn is well known as the world’s leading drone SoC company. This is the second purchase following the previous license of WAVE420 HEVC codec IP in last December.

CFrame50 is applied to drone platform for recording video. CFrame50 encoder performs lossy or lossless compression of input original image from ISP (image signal processor) and sends them to Video Encoder. The compressed data are restored back to the original image with the same quality level by CFrame50 decoder and on-the-fly encoded by WAVE420. CFrame50 and Chips&Media video codec IP can cowork very effectively in SoC in terms of less usage of system bandwidth, and it can save the total SoC power incredibily. Also CFrame50 has so small gate count that it almost doesn’t influence total chip cost.

Artosyn said that CFrame50 showed stable compression rate in lossless compression and there were not quality difference between original images and decompressed images in lossy compression. They were very satisfied with visually lossless quality result, and that is why they made the decision of licensing CFrame50. Integration of combined Chip&Meida’s HEVC codec IP and Compression IP into their SoC is expected to be a great help to implementation of Artosyn’s ultra low-power Drone SoC for longer flight while shooting 4K (UHD) class video.

CFrame50 is designed to be highly configurable. It can be delivered in various forms as customer chip’s demands and be applied in many kinds of applications like image sensor, ISP, video codec, or display. CFrame50 supports up to four color planes, a wide range of color formats such as RGB, YUV, Bayer pattern, Monochrome, and 420/422/444 chroma sampling formats. A compression rate is also configurable to 1/2, 1/3, 1/4 times, or more by giving a target bit-depth to the original bit-depth.




Review Article Be the first to review this article
Aldec Webinar Nov 30

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Computer History Museum: the Future of War is Here
More Editorial  
Jobs
ASIC Design Engineer for Infinera Corp at Sunnyvale, CA
Senior SW Developer for EDA Careers at San Jose, CA
Principal PIC Hardware Controls Engineer for Infinera Corp at Sunnyvale, CA
Senior PIC Test Development Engineer for Infinera Corp at Sunnyvale, CA
REVISED***Director Product Line RF/IC for EDA Careers at San Jose, CA
Upcoming Events
“Empowering Leadership with WIT and WISDOM” at SEMI 673 South Milpitas Blvd. Milpitas CA - Nov 28, 2017
Artificial Intelligence and Convolution Neural Networks Discussion at San Jose State University Student Union Theater San Jose CA - Dec 4, 2017
Silicon Valley's Only Comprehensive Embedded Systems Conference at San Jose Convention Center 150 W. San Carlos St. San Jose CA - Dec 5 - 7, 2017
Oski Technology’s Decoding Formal Club Meeting at The Conference Center San Jose CA - Dec 7, 2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise