TSSI Unveils Automatic Cyclization Technology in the Latest Solstice-TDS 2016.1 Product Release

Beaverton, Ore., June 23, 2016 - Test Systems Strategies, Inc. (“TSSI”) today announced its latest installment of the enterprise strength design-to-test pattern conversion and validation tool suite, Solstice-TDS 2016.1.

The latest innovation in Solstice-TDS 2016.1 is the TimeTable module offering the state-of-the-art automatic cyclization technology to help design and test teams simplify the complex task of converting VCD/EVCD simulation files to a target ATE format.

“With the increase usage of high speed protocols in devices, vector translation tools that are without cognizant of device behaviors and the integration of various interface standards will produce incorrect test patterns.” Said Hau Lam, President and CEO at TSSI.  “No matter how fast a tool runs, the bottom line is the correct and quality output.”  Lam added.  “When a test pattern failed on the tester and test engineers have to spend precious engineering time to debug the pattern on the expensive tester, the so called ‘blind translation’ process is a proven bad investment even if the tool costs nothing to obtain.”

TSSI’s TimeTable is designed to analyze a large VCD/EVCD file within seconds to auto-detect appropriate device cycle for a target ATE.  Per-pin test format will also be auto-assigned while heuristically identify any potential test issues such as bus contention, tester rules violations, suboptimal usage of precious ATE time sets.  The upfront intelligent assist helps the TimeTable user avoid unnecessary problems and long device test time.

TimeTable beta customers have adopted this preventive methodology and avoid iterations of conversion passes; thereby, not needing additional burden in test program revision control.

TSSI Solstice-TDS 2016.1 is shipping now along with the latest 2016.1 TimeTable module.

Contact:  Email Contact



Read the complete story ...


Review Article Be the first to review this article

ALDEC:

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Reverie: All That Glitters is not Past
More Editorial  
Jobs
Digital and FPGA Hardware Designer for Giga-tronics Incorporated at San Ramon, CA
SoC Design Engineer for Intel at Santa Clara, CA
Senior Physical Design Engineer for Ambiq Micro at Austin, TX
Technical Support Engineer for EDA Careers at Freemont, CA
Technical Marketing Manager Valley for EDA Careers at San Jose, CA
FAE FIELD APPLICATIONS SAN DIEGO for EDA Careers at San Diego, CA
Upcoming Events
DesignCon 2017 Conference Jan 31 - Feb 2, 2017, Santa Clara Convention Center, Santa Clara, CA at Santa Clara Convention Center Santa Clara CA - Jan 31 - 2, 2017
IPC/Apex Expo 2017, Feb 14-16, 2017, San Diego Convention Center, San Diego, CA at San Diego Convention Center San Diego CA - Feb 14 - 16, 2017
Zuken Innovation World 2017, April 24 - 26, 2017, Hilton Head Marriott Resort & Spa in Hilton Head Island, SC at Hilton Head Marriott Resort & Spa Hilton Head Island NC - Apr 24 - 26, 2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy