Silego Introduces New GFET3 Integrated Power Switches and Advances the State-of-the Art in Low RDSON, High-Current Performance

Unlike other products on the market with similar RDSON/IDS performance, these new 4 mΩ, 2 A and 4 A GFET3 integrated power switches occupy only 4 mm2 and incorporate valuable system-level features such as inrush current control, FET current monitoring, two-level current limiting and thermal shutdown protection.

SANTA CLARA, Calif. — (BUSINESS WIRE) — June 7, 2016 — Silego Technology, a developer of highly configurable and cost-effective mixed signal products, today announced an expansion of its state-of-the-art portfolio with a new family of high-performance, GFET3 integrated power switches. Operating from 2.5 V to 5.5 V supplies, these new single-channel GFET3 nFET integrated power switches were designed for all high-side, 0.8 V to 5.5 V power rail applications. Using Silego’s proprietary MOSFET design IP, these new feature-rich integrated power switches maintain an ultra-stable 4 mΩ RDSON across the applied input voltage range and over temperature. Applying Silego’s proprietary CuFET™ technology, Silego’s design engineers deftly packaged these new products in low thermal-resistance footprints for high-current operation.

The SLG59M1714V – the flagship of these four new products – incorporates a 15-mΩ, back-to-back reverse block nFET arrangement for those applications where VOUT-to-VIN backfeed current to the VIN power source is to be avoided. In addition, the SLG59M1714V’s IOUT feature offers substantial system BOM cost/pcb savings by eliminating the need for an external current shunt resistor, a difference/level-shifting amplifier and associated passive components to measure directly FET current.

Designed to operate over a -40°C to 85°C range, all four products are available in RoHS-compliant STQFN-16 packaging.

Silego’s newest additions to its industry-leading GFET3 products include:

                         

Product

 

RDSON

 

Continuous
IDS

 

Reverse-
Current
Blocking

 

Open-drain
FAULT
Output

 

Analog
Output
Monitor

 

VOUT
Discharge

SLG59M1709V   4 mΩ   4                
SLG59M1710V   4 mΩ   2                
SLG59M1711V   4 mΩ   2               X
SLG59M1714V   15 mΩ   4   X   X   MOSFET I DS   X
           

1 | 2  Next Page »



Review Article Be the first to review this article
Synopsys: Custom Compiler

ClioSoft: Design Hub

Featured Video
Editorial
Peggy AycinenaIP Showcase
by Peggy Aycinena
Grant Pierce: Grand Challenges in IP
More Editorial  
Jobs
Technical Support Engineer for EDA Careers at Freemont, CA
LVS PEX DESIGN ENGINEERS SILICON VALLEY for EDA Careers at San Jose, CA
LVS for PDK Design Engineer SILICON VALLEY for EDA Careers at San Jose, CA
Upcoming Events
Automotive E/E Architecture China Conference at Shanghai China - May 25 - 26, 2017
EMC PCB Design Integration at 13727 460 Ct SE North Bend WA - Jun 6 - 9, 2017
DAC 2017 Conference at Austin TX - Jun 18 - 22, 2017
2017 FLEX Conference at Monterey Conference Center 1 Portola Plaza, Monterey CA - Jun 19 - 22, 2017
Verific: SystemVerilog & VHDL Parsers
DAC2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy