Join us at the 2016 Design Automation Conference (DAC)

See a Demonstration of Analog Bits' latest IP in TSMC 16FFC
Leading low power IP provider to showcase Sensor & PLL IP products in TSMC's latest 16FF process

Austin, TX, June 6, 2016 Analog Bits ( www.analogbits.com) will be demonstrating the latest low power physical IP at this year's Design Automation Conference in Austin, TX from June 6-8. Setting the standard with their half-power SERDES (Serializer/Deserializer), Analog Bits will now be demonstrating their latest PVT Sensor (Process, Voltage, Temperature) and PLL products in TSMC's latest 16nm process called 16FFC. Analog Bits continues to change the way the semiconductor industry uses mixed-signal IP through a sharp focus on low power, flexible use and first-time right design practice. Analog Bits' products have shipped in billions of devices and are supported across a wide variety of process geometries.

WHAT: Analog Bits' latest IP solutions in TSMC's 16FFC process

WHEN: Design Automation Conference (DAC) 2016
           Exhibits: June 6-8, 2016
WHERE: Analog Bits booth #644
             Austin Convention Center
             500 East Cesar Chavez Street
             Austin, TX 78701

About Analog Bits: Founded in 1995, Analog Bits, Inc. ( www.analogbits.com) is the leading supplier of mixed-signal IP with a reputation for easy and reliable integration into advanced SOCs. Products include precision clocking macros such as PLLs & DLLs, programmable interconnect solutions such as multi-protocol SERDES and programmable I/O's as well as specialized memories such as high-speed SRAMs and TCAMs. With billions of IP cores fabricated in customer silicon, from 0.35-micron to 16/14-nm processes, Analog Bits has an outstanding heritage of "first-time-working" with foundries and IDMs.



Contact:

Will Wong 
+1-650-314-0200 
Email Contact




Review Article Be the first to review this article
CST: Webinar November 9, 2017

Synopsys: Custom Compiler

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
DVCon Europe 2017: Munich and So much more
More Editorial  
Jobs
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Upcoming Events
25th IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC 2017) at Yas Viceroy Abu Dhabi Yas Marina Circuit, Yas Island Abu Dhabi United Arab Emirates - Oct 23 - 25, 2017
ARM TechCon 2017 at Santa Clara Convention Center Santa Clara CA - Oct 24 - 26, 2017
MIPI DevCon Bangalore 2017 at The Leela Palace Bengaluru India - Oct 27, 2017
MIPI DevCon Hsinchu City 2017 at Sheraton Hsinchu Hotel Taiwan - Oct 31, 2017
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise