NXP Selects Synopsys As Primary SoC Verification Solution

Comprehensive Synopsys Solution Enables Accelerated Verification of Next-Generation SoCs including Automotive, Secure Connectivity and Smart Connected Products

MOUNTAIN VIEW, Calif., June 6, 2016 — (PRNewswire) —  Synopsys, Inc. (NASDAQ: SNPS) today announced that it was selected by NXP Semiconductor as its primary system-on-chip (SoC) verification solution for automotive and secure connectivity applications.  Synopsys' comprehensive verification solution will be of primary use for the entire SoC verification cycle, including simulation, debug, formal verification, static verification, verification IP, emulation, and verification coverage.  Synopsys' leadership position in all of these critical verification technology areas, combined with native integrations between these products, enables NXP to have increased verification performance, productivity, faster coverage closure, and accelerated time-to-market.

"The requirements for safety and security are driving a 10X increase in verification complexity for our leading-edge SoCs," said Chris Collins, senior vice president, product & technology enablement at NXP.  "Synopsys is uniquely positioned to address this explosion in verification complexity, with its breadth of leading verification technologies and integrations, to enable our teams with the performance and productivity required to tackle verification intricacies for our next-generation SoCs."

With the exponential growth of the verification complexity in advanced SoCs, achieving verification closure requires a broad set of technologies including advanced simulation, advanced debug, static and formal verification, verification IP and coverage closure.  To address this substantial complexity, Synopsys continues to have the largest R&D investment in verification spanning the entire verification flow.  This includes the industry-leading VCS simulation, Verdi® Advanced Debug, and SpyGlass® RTL Signoff solutions, as well as next-generation solutions in formal verification with VC Formal, verification IP with VC VIP, low-power verification, and functional safety verification.  The native integration of these verification solutions further enable SoC teams to achieve faster performance and higher productivity leading to accelerated coverage closure.

"Collaboration with industry leaders in SoC design has been key to our continued leadership and innovation in verification," said Manoj Gandhi, executive vice president and general manager for the Synopsys Verification Group. "Over the past few years, we've built a strong portfolio of leading-edge verification software technologies.  As the primary verification solution for NXP, we are taking our collaboration to the next-level to further address their growing SoC verification complexity."

About Synopsys

Synopsys, Inc. (Nasdaq: SNPS) is the Silicon to Software™ partner for innovative companies developing the electronic products and software applications we rely on every day. As the world's 15th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and is also growing its leadership in software quality and security solutions. Whether you're a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest quality and security, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at www.synopsys.com.

Editorial Contact: 
Sheryl Gulizia
Synopsys, Inc.
650-584-8635
Email Contact

 

To view the original version on PR Newswire, visit: http://www.prnewswire.com/news-releases/nxp-selects-synopsys-as-primary-soc-verification-solution-300279683.html

SOURCE Synopsys, Inc.

Contact:
Synopsys, Inc.
NXP Semiconductor
Web: http://www.synopsys.com




Review Article Be the first to review this article
Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Simon Davidmann: A re-energized Imperas Tutorial at DAC
Peggy AycinenaIP Showcase
by Peggy Aycinena
ARM: A Gnawing Sense of Unease
More Editorial  
Jobs
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
DDR 3-4-5 Developer with VIP for EDA Careers at San Jose, CA
LVS PEX DESIGN ENGINEERS SILICON VALLEY for EDA Careers at San Jose, CA
LVS for PDK Design Engineer SILICON VALLEY for EDA Careers at San Jose, CA
Upcoming Events
11th International Conference on Verification and Evaluation of Computer and Communication Systems at 1455 DeMaisonneuve W. EV05.139 Montreal Quebec Canada - Aug 24 - 25, 2017
DVCon India 2017, Sept 14 - 15, 2017 at The Leela Palace Bengalore India - Sep 14 - 15, 2017
SMTA International 2017 at Rosemont IL - Sep 17 - 21, 2017
S2C: FPGA Base prototyping- Download white paper



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy