Defacto at DAC: Top semiconductor companies are presenting at the Defacto booth how Defacto's STAR helps accelerating SoC design integration

Palo Alto, CA, June 03, 2016 -- Defacto technologies ( www.defactotech.com), The System-on-Chip (SoC) Design integration company booth #1129

WHAT: Major semiconductor customers will be presenting how Defacto solutions are daily helping in different areas with a focus on RTL and Gate Level design restructuring:

SOCIONEXT *: Generating a Layout friendly RTL/Netlist by Defacto STAR

Major Semiconductor Customer **: A Cost-effective RTL Partitioning Methodology for Large SoC Designs

WHEN:

 

WHERE: Austin Convention Center in Austin, Texas; booth #1129

In addition Defacto will provides several demos :

(Austin TX time)


More information about Defacto can be found at: www.defactotech.com.

About Defacto Technologies

Defacto Technologies is a leading provider of Design solutions at both RTL and gate-level. Defacto solutions enable designers to achieve “Design closure at RTL by delivering a high quality suite of tools, which cover planning, analysis, insertion and debug needs. Defacto EDA tools STAR RTL DESIGN is a suite of silicon proven tools that are helping major semiconductor companies to increase predictability by strengthening Design quality at RTL. Defacto is headquartered at 155 Cours Berriat, Grenoble, 38028, Cedex 1, France. For more information, visit us at www.defactotech.com.

 




Review Article Be the first to review this article

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
H-1B Visa: de Geus’ tragedy looms large
Peggy AycinenaIP Showcase
by Peggy Aycinena
IP for Cars: Lawsuits are like Sandstorms
More Editorial  
Jobs
Technical Support Engineer for EDA Careers at Freemont, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Staff Software Engineer - (170059) for brocade at San Jose, CA
Lead Java Platform Engineer IOT-WEB for EDA Careers at San Francisco Area, CA
Mechanical Designer/Engineer for Palo Alto Networks at Santa Clara, CA
ASIC/FPGA Design Engineer for Palo Alto Networks at Santa Clara, CA
Upcoming Events
Embedded Systems Conference ESC Boston 2017 at Boston Convention & Exhibition Center Boston MA - May 3 - 4, 2017
2017 GPU Tech Conference at San Jose McEnery Convention Center 150 West San Carlos Street San Jose CA - May 8 - 11, 2017
High Speed Digital Design and PCB Layout at 13727 460 Ct SE North Bend WA - May 9 - 11, 2017
Nanotech 2017 Conference & Expo at Gaylord National Hotel & Convention Center WA - May 14 - 17, 2017
DAC2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy