Allegro DVT to Highlight Latest Multi-Format Video Codec Hardware IPs at Upcoming DAC 2016.

Austin, TX - June 01, 2016 - Allegro DVT, the leading provider of video codec hardware IPs and complinace bitstreams, will highlight the latest generations of its multi-format (H.264/AVC, H.265/HEVC and VP9) and highly scalable video IP solutions for integration in SoCs at the Design Automation Conference (DAC) 2016 that will take place in Austin, TX June 6-8.

Allegro DVT offers highly optimized encoding and decoding IP solutions with best in class video quality, silicon area and power consumption. The IPs are built around a true multi-format architecture which allows sharing of HW resources between different codecs and feature a scalable multi-core architecture which can be scaled up or down to match the resolution of the target application. Allegro DVT’s portfolio also includes a silicon proven WiGig WDE (Wireless Display Extension) solutions that enable wireless transmission of audio and video data with visually lossless quality and ultra-low sub-frame glass-to-glass latency.

Over the last 12 years, Allegro DVT has helped major tier-1 silicon vendors build complex SoCs that include image and video processing engines. Millions of products powered with Allegro DVT IPs have been shipped so far. 

Visit Allegro DVT at  DAC 2016, booth  1241June 6-8 in Austin, TX to learn more about our video IP solutions.

Allegro DVT is a leading provider of H.264/MPEG-4 AVC|SVC|MVC, H.265/HEVC and VP9 solutions, including industry standard compliance test suites, H.264/MPEG-4 AVC, H.265/HEVC and VP9 encoder, codec and decoder hardware (RTL) IPs. Allegro DVT products have been chosen by more than 100 major IC providers, OEMs and broadcasters. For more information, visit  Allegro DVT's website or contact  Email Contact.




Review Article Be the first to review this article

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Real Intent: Leveraging on Investments
More Editorial  
Jobs
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
FPGA Engineer for Teradyne Inc at San Jose, CA
Field Application Engineer for Teradyne Inc at San Jose, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Upcoming Events
CODES+ISSS 2017, Oct 15-20, 2017, Lotte Hotel, Seoul, South Korea at Lotte Hotel Seoul Korea (North) - Oct 15 - 20, 2017
DVCon 2017 Europe, Oct 16 - 17, 2017, Munich, Germany at Holiday Inn Munich City Centre Munich Germany - Oct 16 - 17, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise