sureCore 40nm Ultra-Low Voltage SRAM Proves World Beating Low Voltage Operation in Silicon

0.6V Operation Enables a New Generation of Low Power Applications

SHEFFIELD, England, May 31, 2016 — (PRNewswire) — sureCore Ltd., the Low Power SRAM IP leader, today revealed that its latest Ultra-Low Voltage SRAM IP effectively operates at a record-setting 0.6V across process, voltage and temperature.  The results are silicon-proven on TSMC's 40nm Ultra Low Power CMOS process technology.

The new sureCore 40nmULP SRAM Memory IP runs at an impressive 20MHz down at a record-low 0.6 volts.  At higher voltages, it exceeds 300MHz

sureCore's newest IP delivers an impressive operating voltage range from 0.6V to 1.21V.  It provides an unprecedented 20MHz cycle time at 0.6V scaling to over 300MHz at 1.21V. This performance opens new capabilities for cutting edge wearable and Internet of Things applications.

Test chip results revealed an up to 80% savings in dynamic power consumption and an up to 75% reduction in static power.

"Standard SRAM is not reliable below 0.9V, but sureCore's single supply rail, Ultra-Low Voltage SRAM allows operating voltage to scale in tandem with the logic.  For the first time, devices in 'Keep Alive' mode can deliver useful processing power at unprecedented low power levels.  Just like the 'Duracell Bunny', our SRAM just keeps going!" said sureCore's Executive Chairman, Guillaume d'Eyssautier. 

Key to the break-through is sureCore's "smart-Assist" technology that allows robust operation down to the retention voltage.  Further architectural improvements include subdividing the memory into up to eight banks which, in conjunction with enhanced sleep modes, provide greater system level flexibility.  As well as operating in peripheral power off, light and deep sleep modes, each bank can also be independently controlled for active or in light sleep, deep sleep or power off modes.

Capacities range from 8Kbits to 576Kbits with support for both DFT and BIST (Design-for-Test and Built-in-Self-Test).

"Low power design is placing new demands on SoC developers and, compared to the restrictions imposed by standard memory, our Ultra-Low Voltage SRAM enables a new dimension in low power capability," said Paul Wells, sureCore's CEO.

sureCore's Ultra-Low Voltage SRAM enables computing at formerly unattainable power levels.  By implementing this memory in TSMC 40ULP, the leading low leakage process technology, sureCore has delivered an industry-beating step-change in power performance.

About sureCore
sureCore Limited is an SRAM IP company based in Sheffield, UK, developing low power memories for current and next generation, silicon process technologies. Its award-winning, world-leading, low power SRAM design is process independent and variability tolerant, making it suitable for a wide range of technology nodes. This IP will help SoC developers meet both challenging power budgets and manufacturability constraints posed by leading edge process nodes.

Media contacts

For Europe and Asia:

For America:

Nigel Robson

Chuck Byers

Vortex PR

Business Practicum

+44 1481 233080



Photo -

To view the original version on PR Newswire, visit:

SOURCE sureCore Ltd.

sureCore Ltd.

Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs

Featured Video
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
H-1B Visa: de Geus’ tragedy looms large
Peggy AycinenaIP Showcase
by Peggy Aycinena
IP for Cars: Lawsuits are like Sandstorms
More Editorial  
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
ASIC/FPGA Design Engineer for Palo Alto Networks at Santa Clara, CA
Lead Java Platform Engineer IOT-WEB for EDA Careers at San Francisco Area, CA
Technical Support Engineer for EDA Careers at Freemont, CA
Staff Software Engineer - (170059) for brocade at San Jose, CA
Mechanical Designer/Engineer for Palo Alto Networks at Santa Clara, CA
Upcoming Events
Embedded Systems Conference ESC Boston 2017 at Boston Convention & Exhibition Center Boston MA - May 3 - 4, 2017
2017 GPU Tech Conference at San Jose McEnery Convention Center 150 West San Carlos Street San Jose CA - May 8 - 11, 2017
High Speed Digital Design and PCB Layout at 13727 460 Ct SE North Bend WA - May 9 - 11, 2017
Nanotech 2017 Conference & Expo at Gaylord National Hotel & Convention Center WA - May 14 - 17, 2017
Verific: SystemVerilog & VHDL Parsers

Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy