Synopsys Delivers Industry's First Cache Coherent Subsystem Verification Solution for Arteris Ncore Interconnect

Subsystem Verification Solution Features Integrated Testbench Generation, Subsystem Level Test Suite, System Monitor, Coverage Checks, Performance Tests and Analysis

MOUNTAIN VIEW, Calif., May 24, 2016 — (PRNewswire) —  Synopsys, Inc. (NASDAQ: SNPS) today announced the availability of the industry's first cache coherent subsystem verification solution for Arteris' Ncore interconnect.  The Arteris Ncore interconnect is a configurable distributed heterogeneous cache coherent interconnect that enables system on chip (SoC) teams to efficiently design customized, fully coherent systems.  With Synopsys' configurable cache coherent Network-on-Chip (NoC) subsystem verification solution, SoC teams can accelerate verification closure of their particular Arteris Ncore cache coherent interconnect configuration.

"The Arteris Ncore interconnect delivers enhanced configurability for heterogeneous cache coherent SoCs in multiple markets including mobility, automotive, storage and networking," said Craig Forrest, Chief Technology Officer at Arteris. "Synopsys' NoC subsystem verification solution is a key enabler for our mutual customers to efficiently verify their complex SoC designs for overall productivity gains."  

The Synopsys cache coherent NoC subsystem verification solution generates UVM testbench logic that integrates with Arteris Ncore interconnect testbenches, enabling connectivity of new subsystem level tests, monitors, coverage and performance tests, and analysis to achieve accelerated verification closure. The cache coherent NoC interconnect subsystem solution includes subsystem level test suites to validate the coherency of the system, in addition to the correctness of data flow across the NoC.  Synopsys' Verdi® Performance Analyzer is natively integrated in the cache coherent NoC subsystem verification solution for functional scenarios and provides debug capabilities for performance issues across the SoC.  In addition, Synopsys' Platform Architect™ MCO enables analysis of the Arteris Ncore interconnect subsystem models, allowing designers to optimize architecture performance and power earlier.

"We continue to work closely with industry leaders to develop the industry's first subsystem verification solution," said Vikas Gautam, group director of VIP R&D and corporate applications for the Synopsys Verification Group. "With the Synopsys NoC solution we have enabled SoC teams to achieve accelerated verification closure with automated testbench generation and integration, as well as subsystem and performance verification."

About Synopsys

Synopsys, Inc. (Nasdaq: SNPS) is the Silicon to Software™ partner for innovative companies developing the electronic products and software applications we rely on every day. As the world's 16th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and is also growing its leadership in software quality and security solutions. Whether you're a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest quality and security, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at www.synopsys.com.

Editorial Contact: 
Sheryl Gulizia 
Synopsys, Inc.                 
650-584-8635 
Email Contact

 

To view the original version on PR Newswire, visit: http://www.prnewswire.com/news-releases/synopsys-delivers-industrys-first-cache-coherent-subsystem-verification-solution-for-arteris-ncore-interconnect-300272723.html

SOURCE Synopsys, Inc.

Contact:
Synopsys, Inc.
Web: http://www.synopsys.com




Review Article Be the first to review this article
Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Job Openings: Can EDA Predict the Future
More Editorial  
Jobs
Engr, Elec Des 2 for KLA-Tencor at Milpitas, CA
Technical Support Engineer for EDA Careers at Freemont, CA
ASIC Design Engineer 2 for Ambarella at Santa Clara, CA
Lead Java Platform Engineer IOT-WEB for EDA Careers at San Francisco Area, CA
Timing Design Engineer(Job Number: 17001757) for Global Foundaries at Santa Clara, CA
Upcoming Events
CDNLive Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Apr 11 - 12, 2017
10th Anniversary of Cyber-Physical Systems Week at Pittsburgh, PA, USA PA - Apr 18 - 21, 2017
DVCon 2017 China, April 19, 2017, Parkyard Hotel Shanghai, China at Parkyard Hotel Shanghai Shanghai China - Apr 19, 2017
Zuken Innovation World 2017 at Hilton Head Marriott Resort & Spa Hilton Head Island NC - Apr 24 - 26, 2017
S2C: FPGA Base prototyping- Download white paper



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy