MaXentric Designs and Optimizes Envelope Tracking PAs for 5G LTE Using NI AWR Software

EL SEGUNDO, Calif. – May 18, 2016 -- MaXentric Technologies, LLC, a specialty R&D firm, has developed an envelope tracking power amplifier (ETPA) using real-time efficiency and linearity measurements for optimizing ETPA design, with flexibility to accommodate different 5G signals. The use of NI AWR Design Environment™, specifically Microwave Office circuit design software and AXIEM 3D planar EM simulator, enabled the designers to significantly reduce PA optimization time without sacrificing measurement accuracy. The close correlation between simulation and measurement enabled them to perform most of the optimizing in software before physically implementing it on the board, thus reducing the number of iterations that had to be performed.

"NI AWR Design Environment enhances the designer's experience by significantly reducing optimization time," said Johana Yan, lead engineer at MaXentric. "In addition, in envelope tracking, the ability to simultaneously simulate one's design at the chip, board, and system level has become paramount in enabling next-generation wideband high-efficiency PA design.''

Where:

The complete success story is available at awrcorp.com/customer-stories/maxentric-technologies-llc.

When:

Immediately.

AWR, AXIEM, Microwave Office, National Instruments, NI and ni.com are trademarks of National Instruments. Other product and company names listed are trademarks or trade names of their respective companies.




Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
DVCon Europe 2017: Munich and So much more
More Editorial  
Jobs
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
FPGA Engineer for Teradyne Inc at San Jose, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Field Application Engineer for Teradyne Inc at San Jose, CA
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Upcoming Events
Preparing for the Cognitive Era: Education, Occupation and You at SJSU Student Union Theater 211 South 9th Street San Jose CA - Oct 18, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017
15th IEEE/ACM ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise