MaXentric Designs and Optimizes Envelope Tracking PAs for 5G LTE Using NI AWR Software

EL SEGUNDO, Calif. – May 18, 2016 -- MaXentric Technologies, LLC, a specialty R&D firm, has developed an envelope tracking power amplifier (ETPA) using real-time efficiency and linearity measurements for optimizing ETPA design, with flexibility to accommodate different 5G signals. The use of NI AWR Design Environment™, specifically Microwave Office circuit design software and AXIEM 3D planar EM simulator, enabled the designers to significantly reduce PA optimization time without sacrificing measurement accuracy. The close correlation between simulation and measurement enabled them to perform most of the optimizing in software before physically implementing it on the board, thus reducing the number of iterations that had to be performed.

"NI AWR Design Environment enhances the designer's experience by significantly reducing optimization time," said Johana Yan, lead engineer at MaXentric. "In addition, in envelope tracking, the ability to simultaneously simulate one's design at the chip, board, and system level has become paramount in enabling next-generation wideband high-efficiency PA design.''


The complete success story is available at



AWR, AXIEM, Microwave Office, National Instruments, NI and are trademarks of National Instruments. Other product and company names listed are trademarks or trade names of their respective companies.

Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs

Featured Video
Principle Electronic Design Engr for Cypress Semiconductor at San Jose, California
Design Verification Engineer for intersil at Morrisville, North Carolina
Applications Engineer for intersil at Palm Bay, Florida
Senior Electrical Engineer for Allen & Shariff Corporation at Pittsburgh, Pennsylvania
Upcoming Events
DATE '18: Design, Automation and Test in Europe at International Congress Center Dresden Ostra-Ufer 2 Dresden Germany - Mar 19 - 23, 2018
SemIsrael Technology Week 2018 at Camilo (Green House) Tel Aviv Israel - Mar 19 - 22, 2018
Decoding Formal Club Meeting Featuring Formal Talks by ArterisIP and Cisco at 2099 Gateway Place, Suite 560 San Jose CA - Mar 20, 2018
NVIDIA’s GPU Technology Conference (GTC) at San Jose McEnery Convention Center 150 West San Carlos Street San Jose CA - Mar 26 - 29, 2018
DownStream: Solutions for Post Processing PCB Designs
Verific: SystemVerilog & VHDL Parsers
TrueCircuits: UltraPLL

Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise