Moortec to exhibit at next week's TSMC China Technology Symposium

13-May-2016 - As a member of the TSMC IP Alliance, Moortec Semiconductor will be attending the TSMC 2016 China Technology Symposium which is taking place next Tuesday in Shenzhen. 

Why not come and meet us at booth 29 and discuss in person how your advanced node System on Chip (SoC) programme can benefit from Moortec’s high performance analog IP?

Specialising in embedded Process, Voltage and Temperature (PVT) sensors, Energy Optimisation Sub-systems (EOS) and Global Device Monitoring (GDM) for advanced nodes, Moortec’s IP enables SoC designs to be performance optimised and monitored on a per die basis.

Moortec specialises in the following IP solutions:

PVT Monitoring IP – ‘Lift the lid’ on conditions on-chip for performance optimisation and reliability. High accuracy on-chip thermal sensing, supply monitoring and process type discovery at 28nm and FinFET. For Dynamic Frequency and Voltage Scaling (DVFS), device life-time reliability, device characterisation and thermal profiling.

Energy Optimisation IP – Optimise device power consumption or optimise data throughput with Moortec’s EOS sub-system. Achieve by monitors sensing the device’s embedded conditions. Available for advanced nodes with AMBA APB, iJTAG, I2C and SPI interfacing.

Global Device Monitoring – Provision for deeper in-field monitoring.

To arrange a meeting with Moortec Semiconductor at this event to discuss your analogue IP requirements please contact:  Email Contact




Review Article Be the first to review this article

ALDEC:

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Reverie: All That Glitters is not Past
More Editorial  
Jobs
FAE FIELD APPLICATIONS SAN DIEGO for EDA Careers at San Diego, CA
Senior Physical Design Engineer for Ambiq Micro at Austin, TX
Development Engineer-WEB SKILLS +++ for EDA Careers at North Valley, CA
Technical Marketing Manager Valley for EDA Careers at San Jose, CA
Technical Support Engineer for EDA Careers at Freemont, CA
SoC Design Engineer for Intel at Santa Clara, CA
Upcoming Events
European 3D Summit 2017 at 3, parvis Louis Néel 38054 Grenoble France - Jan 23 - 25, 2017
3D Printing Electronics Conference at High Tech Campus 1, 5656 Eindhoven Eindhoven Netherlands - Jan 24, 2017
DesignCon 2017 at Santa Clara Convention Center Santa Clara CA - Jan 31 - 2, 2017
Embedded Neural Network Summit at San Jose CA - Feb 1, 2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy