Power Integrity @ DAC 2016

May 09, 2016 -- As usual, Teklatech is at DAC to discuss Power Integrity. Lots have happened over the past year with 16nm and the emergence of 10nm, and meeting Dynamic Voltage Drop targets while having a routable chip and the smallest silicon size has become the ultimate challenge in physical design in 2016.

FloorDirector is the only solution for reducing Dynamic Voltage Drop and improving routability. It does Pre-CTS and Post-CTS optimization, it’s highly effective, automated and proven down to 10nm.

Meet us at booth 223. We have secured a couple of sofa’s, so you can rest your tired feet and get a cup of coffee while we discuss and share our experiences.

See you at DAC!

More about FloorDirector here

Read the complete story ...

Review Article Be the first to review this article

Featured Video
Design Verification Engineer for intersil at Morrisville, North Carolina
Senior Electrical Engineer for Allen & Shariff Corporation at Pittsburgh, Pennsylvania
Applications Engineer for intersil at Palm Bay, Florida
Principle Electronic Design Engr for Cypress Semiconductor at San Jose, California
Upcoming Events
NVIDIA’s GPU Technology Conference (GTC) at San Jose McEnery Convention Center 150 West San Carlos Street San Jose CA - Mar 26 - 29, 2018
ESC Conference Boston at boston MA - Apr 18 - 19, 2018
IEEE Women in Engineering International Leadership Conference at 150 W San Carlos St San Jose CA - May 21 - 22, 2018

Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise