Power Integrity @ DAC 2016

May 09, 2016 -- As usual, Teklatech is at DAC to discuss Power Integrity. Lots have happened over the past year with 16nm and the emergence of 10nm, and meeting Dynamic Voltage Drop targets while having a routable chip and the smallest silicon size has become the ultimate challenge in physical design in 2016.

FloorDirector is the only solution for reducing Dynamic Voltage Drop and improving routability. It does Pre-CTS and Post-CTS optimization, it’s highly effective, automated and proven down to 10nm.

Meet us at booth 223. We have secured a couple of sofa’s, so you can rest your tired feet and get a cup of coffee while we discuss and share our experiences.

See you at DAC!

More about FloorDirector here



Read the complete story ...
Rating:


Review Article Be the first to review this article
Aldec

Featured Video
Jobs
Senior Electrical Engineer for Allen & Shariff Corporation at Pittsburgh, Pennsylvania
Upcoming Events
Methodics User Group Meeting at Maxim Integrated 160 Rio Robles San Jose CA - Jun 5 - 6, 2018
2018 FLEX Korea at Room 402/ 403, COEX Seoul Korea (South) - Jun 20 - 21, 2018
DAC 2018 at Moscone Center West San Francisco CA - Jun 24 - 28, 2018
IEEE 5G World FOrum at 5101 Great America Parkway Santa Clara CA - Jul 9 - 11, 2018
DownStream: Solutions for Post Processing PCB Designs
TrueCircuits: IoTPLL
DAC2018



Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise