Power Integrity @ DAC 2016

May 09, 2016 -- As usual, Teklatech is at DAC to discuss Power Integrity. Lots have happened over the past year with 16nm and the emergence of 10nm, and meeting Dynamic Voltage Drop targets while having a routable chip and the smallest silicon size has become the ultimate challenge in physical design in 2016.

FloorDirector is the only solution for reducing Dynamic Voltage Drop and improving routability. It does Pre-CTS and Post-CTS optimization, it’s highly effective, automated and proven down to 10nm.

Meet us at booth 223. We have secured a couple of sofa’s, so you can rest your tired feet and get a cup of coffee while we discuss and share our experiences.

See you at DAC!

More about FloorDirector here



Read the complete story ...
Rating:


Review Article Be the first to review this article
 True Circuits: IOT PLL

Aldec Simulator Evaluate Now

Featured Video
Jobs
Design Verification Engineer for Cirrus Logic, Inc. at Austin, TX
ASIC Design Engineer for Infinera Corp at Sunnyvale, CA
Design Verification Engineer for intersil at Morrisville, NC
DSP Tools Engineer for Cirrus Logic, Inc. at Austin, TX
Principal PIC Hardware Controls Engineer for Infinera Corp at Sunnyvale, CA
Upcoming Events
Essentials of Electronic Technology: A Crash Course at Columbia MD - Jan 16 - 18, 2018
Essentials of Digital Technology at MD - Feb 13 - 14, 2018
IPC APEX EXPO 2018 at San Diego Convention Center San Diego CA - Feb 24 - 1, 2018
CST: Webinar series
TrueCircuits: IoTPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise