Tezzaron Cuts Design Time in Half with Cadence Full-Flow Digital RTL-to-Signoff Solution

Massively parallel architecture with unified engines and data model enables significant productivity gains

SAN JOSE, Calif., May 9, 2016 — (PRNewswire) —  Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced that Tezzaron Semiconductor has adopted the Cadence® full-flow digital register-transfer level (RTL)-to-signoff solution for its networking and supercomputing system on chips (SoCs), cutting its development schedules in half. Tezzaron, best known for 3D-ICs and advanced memory devices, has incorporated Cadence tools in its design work from the very beginning. Over the years, Tezzaron's products have increased in size, sophistication and complexity, prompting the adoption of the full-flow solution.

Cadence Logo. (PRNewsFoto/Cadence Design Systems, Inc.) (PRNewsFoto/CADENCE DESIGN SYSTEMS_ INC_)

For more information on the Cadence full-flow digital RTL-to-signoff solution, please visit www.cadence.com/news/tezzaron.

"Our high-performance 3D SoCs really push the limits," said Anita Rao, VP of engineering at Tezzaron. "High bandwidth, low power, extreme performance—the Cadence flow gives us the tools we need to create these designs quickly and accurately. We have seen huge gains in productivity."

Chip designers strive for low power, high performance and small area—collectively known as 'PPA'. 3D-ICs typically demonstrate increased performance in a smaller footprint and their short vertical interconnects dramatically reduce power usage. However, optimizing these advantages in a 3D design presents a profoundly complex set of challenges. Cadence addresses these challenges with unified engines and a common data model across the solution, providing best-in-class PPA. The massively parallel architecture and computation allow speedy completion of high-quality SoCs.

For implementation, Tezzaron uses the Cadence Genus™ Synthesis Solution and Innovus™ Implementation System. This part of the flow incorporates key technologies such as GigaPlace™ solver-based placement technology, GigaOpt™ low-power optimization, and CCOpt™ concurrent clock and datapath optimization. Tezzaron has seen marked improvement in both runtime speed and PPA.

For signoff, Tezzaron uses the Tempus™ Timing Signoff Solution, the Voltus™ IC Power Integrity Solution and the Quantus™ QRC Extraction Solution. These tools employ a system of physically aware timing and power optimization capabilities that significantly shorten time to signoff. Tezzaron reports faster runtimes for single- and multi-corner extraction and best-in-class timing and power signoff accuracy, with engineering change order (ECO) iterations reduced by an order of magnitude.

"Tezzaron has experienced very positive results," says Rao. "We are meeting our design specs with fewer ECO loops and faster turnaround time. It's all about delivering top-quality SoCs while reducing overall time to tapeout. Going with the Cadence full-flow digital RTL-to-signoff solution was the logical choice for our networking and supercomputing SoCs."

About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers and research facilities around the world to serve the global electronics industry. More information about the company, its products and its services is available at www.cadence.com.

© 2016 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence and the Cadence logo are registered trademarks and CCOpt, Genus, GigaOpt, GigaPlace, Innovus, Quantus, Tempus, and Voltus are trademarks of Cadence Design Systems, Inc. in the United States and other countries. All other trademarks are the property of their respective owners.

Cadence Newsroom
Email Contact

Logo - http://photos.prnewswire.com/prnh/20140102/SF39436LOGO


To view the original version on PR Newswire, visit: http://www.prnewswire.com/news-releases/tezzaron-cuts-design-time-in-half-with-cadence-full-flow-digital-rtl-to-signoff-solution-300264680.html

SOURCE Cadence Design Systems, Inc.

Cadence Design Systems, Inc.
Web: http://www.cadence.com

Review Article Be the first to review this article


Featured Video
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Acquiring Mentor: Four Good Ideas, One Great
More Editorial  
Manager, Field Applications Engineering for Real Intent at Sunnyvale, CA
SENIOR ASIC Design Engineer for TiBit Communications at Petaluma, CA
Upcoming Events
DeviceWerx - 2016 at Green Valley Ranch Casino & Resort Las Vegas NV - Nov 3 - 4, 2016
2016 International Conference On Computer Aided Design at Doubletree Hotel Austin TX - Nov 7 - 10, 2016
ICCAD 2016, Nov 7-10, 2016 at Doubletree Hotel in Austin, TX at Doubletree Hotel Austin TX - Nov 7 - 10, 2016
Electric&Hybrid Aerospace Technology Symposium 2016 at Conference Centre East. Koelnmesse (East Entrance) Messeplatz 1 Cologne Germany - Nov 9 - 10, 2016
S2C: FPGA Base prototyping- Download white paper

Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy