RFEL launches new Fractional Rate Resampler IP core at EW Europe

Newport, Isle of Wight, UK, Apr 27, 2016 – RFEL will be launching its latest core at EW Europe. www.eweurope.com   The new Fractional Rate Resampler IP core, which was originally part of the company’s multi-award winning ChannelCore Flex™ product, is now offered as a stand-alone IP core for FPGAs in response to customer requests.

The core enables input data rates to be modified to manage systems with multiple clock domains, unifying all signal paths onto a single clock domain.  Arbitrary input data rates can be easily matched to support the data rates required for following algorithms such as DEMODS or CODECs.  Equally, the core can be used in post filtering applications so that data rates can be optimally set to match the data rate to the output bandwidth.

This makes the core ideal for Digital Signal Process systems development, harmonising over multiple clock domains, clock domain crossing, and algorithm integration that are particularly useful for COMINT, SIGINT, Electronic Warfare (EW), radar, sonar and similar security and surveillance applications.

The architecture uses an Interpolator followed by a Low Pass Filter and a final Decimator stage, leading to the output.  This enables the core to change the sample rate of a signal by an integer ratio of L/M, where L is the up-sampling interpolator factor and M is the down-sampler decimator factor.  The core can be built as a static configuration (with fixed L and M values) or as run-time programmable variant (where the values for L and M can be modified in real-time).  The architecture has an arbitrary internal parallelism and so can support data rates that are limited only by the resources of the FPGA that it is running on.  Other key features are a complex wideband input, a high-performance filtering stage and variable bit widths. 

RFEL’s Fractional Rate Resampler is available as an evaluation core that allows users to integrate the solution into their wider designs for assessment.  The evaluation core operates for 30 minutes, before requiring FPGA reconfiguration and can be simply upgraded to the full version by the purchase of a licence key.  It is available to target Xilinx and Altera FPGAs. 

Dr Alex Kuhrt, RFEL’s CEO, said, “RFEL is leader in the field of providing specialist IP for EW.  We are constantly reviewing and improving our portfolio of IP designed for EW applications.  This Fractional Rate Resampler is a powerful tool in the EW System Designer’s toolkit.”



Read the complete story ...


Review Article Be the first to review this article
CST: Webinar

Aldec Simulator Evaluate Now

Featured Video
Jobs
DSP Tools Engineer for Cirrus Logic, Inc. at Austin, TX
Acoustic Systems Test Engineer for Cirrus Logic, Inc. at Austin, TX
Senior Formal FAE Location OPEN for EDA Careers at San Jose or Anywhere, CA
Principal PIC Hardware Controls Engineer for Infinera Corp at Sunnyvale, CA
Senior PIC Test Development Engineer for Infinera Corp at Sunnyvale, CA
Design Verification Engineer for Cirrus Logic, Inc. at Austin, TX
Upcoming Events
Essentials of Electronic Technology: A Crash Course at Columbia MD - Jan 16 - 18, 2018
Essentials of Digital Technology at MD - Feb 13 - 14, 2018
IPC APEX EXPO 2018 at San Diego Convention Center San Diego CA - Feb 24 - 1, 2018
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise