Toshiba Adopts Cadence Innovus Implementation System for Production Mobile Memory Controller Design

Toshiba achieves 16 percent place and route area reduction and 25 percent lower power consumption with shorter place and route turnaround time

SAN JOSE, Calif., April 25, 2016 — (PRNewswire) — Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced that Toshiba Corporation has adopted the Cadence® Innovus™ Implementation System for its memory controller's production design project. The tool enabled Toshiba to achieve an optimal target performance while creating a 16 percent smaller place and route (P&R) area for random logic with 25 percent lower power consumption when compared with its previous solution.

Cadence Logo.

For more information on the Innovus Implementation System, please visit  

The Innovus Implementation System handles challenging, highly complex designs and addressed Toshiba's requirements utilizing technologies such as the GigaPlace™ solver-based placement technology, GigaOpt™ low-power optimization and CCOpt™ concurrent clock and datapath optimization engines. The Innovus Implementation System is built on a massively parallel architecture, allowing core algorithms to utilize multi-threading and distributed computing to provide Toshiba with a significant capacity improvement and speedup on industry-standard hardware. These advanced capabilities enabled Toshiba to effectively implement its own custom libraries to meet aggressive power and area targets while also reducing P&R turnaround time.

"Reduction of chip size and power consumption is quite crucial for memory controller designs, especially when targeted for mobile applications. Through our intensive collaboration with Cadence, the Innovus Implementation System has proven to be an effective option for our mobile memory controller design," said Kazunari Horikawa, senior manager of the Design Technology Development Department, Mixed Signal IC Division, Storage & Electronic Devices Solutions Company at Toshiba Corporation. "We plan to apply the Innovus Implementation System to other product designs as well, based on the positive results we've experienced with our current design."

"The Innovus Implementation System speeds Toshiba's implementations by providing a best-in-class place and route system with massively parallel and multi-threaded optimization engines," said Dr. Anirudh Devgan, senior vice president and general manager of the Digital & Signoff Group and the System & Verification Group at Cadence. "Hitting aggressive power and area targets while reducing turnaround time is critical so that Toshiba can deliver its complex memory controller designs to market within tight deadlines."

About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers and research facilities around the world to serve the global electronics industry. More information about the company, its products and its services is available at

© 2016 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence and the Cadence logo are registered trademarks and CCOpt, GigaOpt, GigaPlace and Innovus are trademarks of Cadence Design Systems, Inc. in the United States and other countries. All other trademarks are the property of their respective owners.

For more information, please contact:

Cadence Newsroom
Email Contact

Logo -


To view the original version on PR Newswire, visit:

SOURCE Cadence Design Systems, Inc.

Cadence Design Systems, Inc.

Review Article Be the first to review this article
Featured Video
More Editorial  
Lead Java Platform Engineer IOT-WEB for EDA Careers at San Francisco Area, CA
ASIC Design Engineer 2 for Ambarella at Santa Clara, CA
Senior FPGA Designer for Fidus Electronic Product Development at Fremont, CA
ASIC Design Engineer for Ambarella at Santa Clara, CA
Timing Design Engineer(Job Number: 17001757) for Global Foundaries at Santa Clara, CA
Upcoming Events
CDNLive Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Apr 11 - 12, 2017
10th Anniversary of Cyber-Physical Systems Week at Pittsburgh, PA, USA PA - Apr 18 - 21, 2017
DVCon 2017 China, April 19, 2017, Parkyard Hotel Shanghai, China at Parkyard Hotel Shanghai Shanghai China - Apr 19, 2017
Zuken Innovation World 2017 at Hilton Head Marriott Resort & Spa Hilton Head Island NC - Apr 24 - 26, 2017
S2C: FPGA Base prototyping- Download white paper

Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy