LFoundry Announces Availability of Interoperable Process Design Kit (iPDK) for 0.15 µm High Performance Analog and RF CMOS Process for Keysight Technologies Advanced Design System EDA Software

New iPDK for LF15A boosts productivity of high performance analog and RF design teams through adoption of OpenAccess (OA) database, Python pcells and TCL callbacks for an EDA tool independent front-to-back design flow that is compatible with Keysight EEsof EDA’s ADS 2016 software.

LANDSHUT, Germany & MUNICH — (BUSINESS WIRE) — April 19, 2016 — LFoundry today announced the availability of an OpenAccess (OA) based interoperable process design kit (iPDK) for high performance analog and RF design using Keysight Technologies Advanced Design System (ADS) EDA software. The iPDK was validated jointly with Keysight to ensure compliance with ADS 2016 and to provide customers access to the full unabridged set of ADS dedicated RF design flow tools in a Linux or Windows environment.

The LF15A technology is a modular 0.15 µm high performance analog, mixed-signal RF CMOS process with up to six levels of aluminum interconnect and a thick metal top, polyimide passivation and I/O voltages of 1.8V, 3.3V and 5.0V. A metal-insulator-metal (MiM) capacitor is optionally available. The process is based on a 0.15 µm CMOS proven technology and offers excellent versatility in the design of high performance analog, HV, RF or ASIC chips. It is further complemented with a library of standard cells and periphery cells. LFoundry offers a cost-efficient rapid prototyping service, known as Multi-Project Wafer (MPW) with the most frequent schedule currently offered in the industry.

"By supporting IPL Alliance conformant iPDKs, LFoundry was able to significantly reduce PDK development time while extending EDA tool coverage for our LF15A technology”, said Andreas Haertl Director PDK Design of LFoundry. “We are now able to bring Keysight EDA’s best of breed RF design simulation solutions to our customers using the LF15A technology. We are looking forward to extend the collaboration with Keysight to offer iPDK support for our 110nm technology”.

“After adopting OpenAccess for interoperability of ADS with other EDA platforms, it was a natural step for Keysight to support IPL Alliance compatible iPDKs”, said Volker Blaschke, Silicon RFIC product marketing manager, Keysight EDA. “LFoundry customers can now design circuits in the 0.15um process node with the LFoundry LF15A iPDK in ADS 2016 and have access to the full unabridged set of ADS dedicated RF design flow tools running in a Linux or Windows environment. This allows the customer to do schematic and layout design using the EDA tool independent device pcells provided with the LFoundry iPDK and perform in situ chip-level or package/module level design optimization with our Momentum/FEM co-simulation. With the availability of GoldenGate inside the ADS design environment, the customer has the choice of either the ADS native circuit simulator or the industry leading silicon RFIC simulator of GoldenGate. Several RFIC related improvements in ADS 2016 to Momentum and to the schematic design flow to enhance design efficiency, as well as an RF aware dummy metal fill generation, offer the LFoundry iPDK user a sophisticated front to back design flow to achieve tape-out ready silicon accurate designs.”

About LFoundry:

LFoundry is a leading specialized foundry. Based in Avezzano, Italy and Landshut, Germany, LFoundry is focused on providing access to most advanced analogue manufacturing service with a capacity of >40,000 wafers/month, innovative technology extensions, including volume 90nm and copper manufacturing, a strong emphasis on flexibility and customer partnership. LFoundry is supporting own technology IP for 150nm and 110nm with a large portfolio of process-proven libraries, IP, design tools and reference flows. lfoundry.com


Gianluca Togna, Phone: +0039 3491931601
Corporate Communication
Email Contact

Review Article Be the first to review this article
CST: Webinar September 14, 2017

Synopsys: Custom Compiler

Featured Video
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Real Intent: Leveraging on Investments
More Editorial  
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
FPGA Engineer for Teradyne Inc at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Field Application Engineer for Teradyne Inc at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Upcoming Events
ESD Alliance, San Jose State University to Host Jim Hogan Talk on “IR4: The Cognitive Era” at San Jose State University Student Union Theater 211 South 9th Street San Jose CA - Sep 20, 2017
IEEE Electronic Design Processing Symposium 2017 at 673 S. Milpita Blvd Milpitas CA - Sep 21 - 22, 2017
CODES+ISSS 2017, Oct 15-20, 2017, Lotte Hotel, Seoul, South Korea at Lotte Hotel Seoul Korea (North) - Oct 15 - 20, 2017

Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise