Longtime Verific Customer S2C Upgrades to SystemVerilog

SystemVerilog Parser Integrated with Prodigy Prototyping Platform

ALAMEDA, CALIF. –– April 19, 2016 –  Verific Design Automation, the recognized leader of SystemVerilog, VHDL and UPF parsers used throughout the semiconductor industry, announced today S2C, Inc., a leading provider of FPGA-based rapid prototyping solutions, licensed its SystemVerilog parser.

A longtime customer of Verific’s Verilog and VHDL parsers, S2C upgraded to Verific’s SystemVerilog parser and will integrate it into Prodigy, its rapid prototyping platform for exploring, navigating, analyzing, documenting and modifying large designs. S2C will license the software as source code, and will have access to Verific’s comprehensive support and maintenance.

“Verific continues to provide the best SystemVerilog and VHDL parsers in the EDA industry,” says Mon-Ren Chene, chief technology officer of S2C. “We have had a long and valued partnership with Verific and it was reinforced by its strong support as we begin using SystemVerilog.”

Verific’s SystemVerilog, VHDL and UPF parsers are in production and development flows throughout electronics companies worldwide, from emerging companies such as S2C to established Fortune 500 semiconductor vendors. Applications range from analysis, simulation, formal verification and synthesis to emulation and virtual prototyping, in-circuit debug and design-for-test. The software is distributed as C++ source code with C++, Python and Perl application programming interfaces (APIs) and compiles on all 32- and 64-bit Unix, Linux, Windows and Mac operating systems.

“We’ve had the pleasure of working with S2C for close to 10 years, watching it grow and expand its product offerings,” remarks Michiel Ligthart, Verific’s president and chief operating officer. “We look forward to an ongoing and mutually beneficial partnership.”

Verific will demonstrate its SystemVerilog, VHDL, and UPF parsers in Booth #538 during the Design Automation Conference (DAC), as will 13 exhibitors who chose Verific’s tools as the front end for a variety of verification software and hardware applications. Verific invites attendees to stop by its booth to learn more and to pick up this year’s giraffe giveaway.

DAC will be held June 5-9 between10 a.m. and 6 p.m. at the Austin Convention Center in Austin, Texas. To schedule a demonstration, contact Rick Carlson, Verific’s vice president of sales. He can be reached at (970) 946-1755 or via email at Email Contact or visit Verific’s website located at: http://www.verific.com

About Verific Design Automation

Verific Design Automation, with offices in Alameda, Calif., and Kolkata, India, provides parsers and elaborators for SystemVerilog, Verilog, VHDL and UPF. Verific’s software is used worldwide by the EDA and semiconductor community in synthesis, simulation, formal verification, emulation, debugging, virtual prototyping, and design-for-test applications, which combined have shipped more than 60,000 copies. Corporate headquarters is located at: 1516 Oak Street, Suite 115, Alameda, Calif. 94501. Telephone: (510) 522-1555. Email: Email Contact Website: www.verific.com

 

Contact:

Nanette Collins
Public Relations for Verific
(617) 437-1822
Email Contact




Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs

Aldec Webinar Nov 30

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Computer History Museum: the Future of War is Here
More Editorial  
Jobs
Senior PIC Test Development Engineer for Infinera Corp at Sunnyvale, CA
Senior SW Developer for EDA Careers at San Jose, CA
REVISED***Director Product Line RF/IC for EDA Careers at San Jose, CA
ASIC Design Engineer for Infinera Corp at Sunnyvale, CA
Principal PIC Hardware Controls Engineer for Infinera Corp at Sunnyvale, CA
Upcoming Events
“Empowering Leadership with WIT and WISDOM” at SEMI 673 South Milpitas Blvd. Milpitas CA - Nov 28, 2017
Artificial Intelligence and Convolution Neural Networks Discussion at San Jose State University Student Union Theater San Jose CA - Dec 4, 2017
Silicon Valley's Only Comprehensive Embedded Systems Conference at San Jose Convention Center 150 W. San Carlos St. San Jose CA - Dec 5 - 7, 2017
Oski Technology’s Decoding Formal Club Meeting at The Conference Center San Jose CA - Dec 7, 2017
DownStream: Solutions for Post Processing PCB Designs
TrueCircuits: IoTPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise