UltraSoC boosts presence in USA

CAMBRIDGE, United Kingdom, and San Jose, CA, 18th April 2016 UltraSoC today announced that it has boosted its presence in the USA by engaging Quantum Leap Technical Sales (QLS) as its technical sales representative. QLS specializes in bringing innovative semiconductor IP and EDA tools to the US market, making it the ideal partner for UltraSoC, which creates sophisticated IP that helps semiconductor companies develop and optimize their complex SoC products.

QLS will be working closely with Randolph “Randy” Fish, UltraSoC’s Business Development Director for North America. A veteran of the semiconductor and EDA industries, Randy previously served in engineering, sales and business development roles at Intel, Mentor Graphics and Cadence. He also has extensive experience in high-growth environments, having held leadership positions at Forte Design Systems, AutoESL and Q Design Automation.

"We are delighted to welcome Quantum Leap Sales as our technical sales partner," said Rupert Baines, UltraSoC CEO. "Their best-in-class offering of EDA tools, IP and design services is a great match for our product portfolio. QLS will be an excellent addition to our sales channel and will extend our reach to UltraSoC’s growing customer base."

Mike Ingster, President and Founder of QLS, commented: “UltraSoC has a unique and powerful proposition for the SoC development community. We believe their debug, optimization and security IP products are a great fit within the QLS portfolio.”

UltraSoC’s suite of silicon IP allows designers to create an on-chip infrastructure that non-intrusively monitors the digital aspects of the chip’s behavior – both hardware and software. The engineering team can gain a much more intimate understanding of the often complex interactions between diverse on-chip processor blocks, custom logic, and system software. These capabilities are valuable both in development and in-field, when they can be used to spot unexpected behavior caused by bugs or by malicious interference, and to analyze performance trends.



Read the complete story ...


Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
DVCon Europe 2017: Munich and So much more
More Editorial  
Jobs
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Upcoming Events
25th IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC 2017) at Yas Viceroy Abu Dhabi Yas Marina Circuit, Yas Island Abu Dhabi United Arab Emirates - Oct 23 - 25, 2017
ARM TechCon 2017 at Santa Clara Convention Center Santa Clara CA - Oct 24 - 26, 2017
MIPI DevCon Bangalore 2017 at The Leela Palace Bengaluru India - Oct 27, 2017
MIPI DevCon Hsinchu City 2017 at Sheraton Hsinchu Hotel Taiwan - Oct 31, 2017
CST: Webinar series
Verific: SystemVerilog & VHDL Parsers
TrueCircuits: IoTPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise