Algo-Logic Systems Introduces Low Latency PCIe/DMA FPGA Solution for the Accelerated Finance and the Datacenter Industries

PCIe/DMA Solution achieves rapid host to FPGA roundtrip latency of under 1 microsecond

SANTA CLARA, Calif., April 18, 2016 — (PRNewswire) —  Algo-Logic Systems, a recognized leader in providing hardware-accelerated, deterministic, real-time, ultra-low-latency solutions, announces the release of their latest PCI express (PCIe) with Direct Memory Access (DMA) Gen 3x8 solution for the Accelerated Finance and the Datacenter industries.  Algo-Logic's low latency PCIe/DMA solution rapidly transfers data between Field Programmable Gate Array (FPGA) logic, processors, and memory.  

In many High Frequency Trading (HFT) systems, rapid data transfers are needed between FPGA logic and the Order Management System (OMS) software.  For these frequent and short transactions, Algo-Logic's PCIe/DMA solutions are optimal for minimizing latency.  Similarly, in datacenter applications, PCIe solutions typically interface processors with network and storage devices.  Algo-Logic's PCIe solutions and Ethernet IP cores can be used in low latency in-memory database applications such as the Key-Value Search (KVS).

The Register Interface supports a low latency host to FPGA communication through memory-mapped I/O (MMIO) with write combining. The DMA Engine is specifically designed for kernel-bypass Linux applications that require high throughput and low latency. The DMA Engine functions include:

  1. Data transfer to implement zero-copy ring buffers memory mapped to user-space
  2. FPGA that advertises data arrival to the descriptor ring buffer
  3. Software API that polls from the descriptor ring buffer to detect data arrival, size, and location in the ring buffer

Algo-Logic's PCIe/DMA solutions are plug-and-play. The hardware interfaces and software APIs are easy to use for software developers building low latency network streaming applications.  Some of the applications and use-cases include:

  • Rapid data transfer to meet low latency HFT and datacenter gateware application requirements
  • Low latency host OMS to FPGA data transfers to enable user-space controlled High Frequency Trading
  • Four high bandwidth 256-bit wide Rx/Tx datapaths user interface selectable clock frequency of up to 250 MHz
  • Low latency kernel bypass network interface and FPGA Endpoints for ultra-low-latency system requirements
  • Heterogeneous coherent computing with FPGA logic, processors, network storage devices, system memory, and host software applications

Algo-Logic's PCIe/DMA solutions' key features include:

  • Easy to use C/C++ API with four independent Tx/Rx interfaces
  • Parallel tasking support for multiple threads
  • Standard Avalon streaming interface for seamless integration with network logic
  • DMA Engine to provide fastest transfer of  data from FPGA logic to software
  • Polling and Ring Buffer DMA architecture

Algo-Logic's PCIe/DMA solutions can be seamlessly integrated with other components of Algo-Logic's Gateware Defined Networking® (GDN) products such as the Tick-to-Trade System, Key Value Search (KVS) in-memory database, as well as with client applications that perform N-Tuple packet classification and Network Function Virtualization (NFV).

About Algo-Logic Systems:
Algo-Logic Systems Inc., is a recognized leader that provides Gateware Defined Networking® products and solutions running on Field Programmable Gate Array (FPGA) devices complemented with open Application Programming Interfaces (APIs). Algo-Logic Systems products and solutions are used to lower latency in financial trading systems, increase packet throughput in datacenters and clouds, and lower energy consumption for data processing in embedded systems.

Price and availability:   call (408) 707-3747
Available now.  For pricing and product info contact: Email Contact 
For additional information please visit the company website at: www.algo-logic.com

** Gateware Defined Networking® is a registered trademark of Algo-Logic Systems, Inc.

 

To view the original version on PR Newswire, visit: http://www.prnewswire.com/news-releases/algo-logic-systems-introduces-low-latency-pciedma-fpga-solution-for-the-accelerated-finance-and-the-datacenter-industries-300252509.html

SOURCE Algo-Logic Systems

Contact:
Algo-Logic Systems
Web: http://www.algo-logic.com




Review Article Be the first to review this article
Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Fall Schedule: A Host of Must-attends
More Editorial  
Jobs
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
DDR 3-4-5 Developer with VIP for EDA Careers at San Jose, CA
Senior Methodology Automation Engineer for EDA Careers at San Jose, CA
Proposal Support Coordinator for Keystone Aerial Surveys at Philadelphia, PA
Upcoming Events
11th International Conference on Verification and Evaluation of Computer and Communication Systems at 1455 DeMaisonneuve W. EV05.139 Montreal Quebec Canada - Aug 24 - 25, 2017
The Rise of Mechatronics at Dassault Systèmes San Diego 5005 Wateridge Vista Drive San Diego CA - Sep 12, 2017
The Rise of Mechatronics at Buca di Beppo - Pasadena 80 West Green Street Pasadena CA - Sep 13, 2017
S2C: FPGA Base prototyping- Download white paper



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy