Analog Bits to Demonstrate Half-Power SERDES(TM) at TSMC's San Jose Technology Symposium

 

SAN JOSE, CA, (Marketwired) - March 15, 2016 - Analog Bits ( www.analogbits.com) will be demonstrating their latest half power SERDES IP at booth #412 at TSMC's Technology Symposium in San Jose, CA. SERDES (Serializer/Deserializer) IP is central to many modern SOC designs, providing a high speed interface for a broad range of applications from storage to display. Lately, increased requirements for higher speed SERDES has battled against increased power requirements. Analog Bits has revolutionized SERDES IP by cutting the power in half while concurrently supporting multiple standards such as PCIe Gen 3, Gen 4, USB3.1, HMC, SAS and more -- all while allowing the highest flexibility for on-die placement.

WHAT: Analog Bits' 16nm Half-Power SERDES™ IP solutions

-- Passing JTOL tests using Keysight's latest J-BERT at 16Gbps with less than 750fs RMS jitter
-- Multiprotocol including PCIe Gen 3/4, HMC 2.0, 10G-KR, USB 3.1
-- Small die size impact
-- Location on any die side

WHEN: TSMC Technology Symposium 2016 Expo: March 15, 2016

WHERE: Analog Bits, booth #412 SAN JOSE MCENERY CONVENTION CENTER, 150 WEST SAN CARLOS STREET, SAN JOSE, CA 95113

About Analog Bits: Founded in 1995, Analog Bits, Inc. ( www.analogbits.com), is the leading supplier of mixed-signal IP with a reputation for easy and reliable integration into advanced SOCs. Products include precision clocking macros such as PLLs & DLLs, programmable interconnect solutions such as multi-protocol SERDES and programmable I/O's as well as specialized memories such as high-speed SRAMs and TCAMs. With billions of IP cores fabricated in customer silicon, from 0.35-micron to 16/14-nm processes, Analog Bits has an outstanding heritage of "first-time-working" with foundries and IDMs.

C ontacts:
Will Wong
650-314-0200
Email Contact





Review Article Be the first to review this article
Featured Video
Jobs
Technical Marketing Manager Valley for EDA Careers at San Jose, CA
Senior DSP Architect / System Engineer for General Dynamics Mission Systems at Scottsdale, AZ
ASIC FPGA Verification Engineer for General Dynamics Mission Systems at Bloomington, MN
Principal Engineer FPGA Design for Intevac at Santa Clara, CA
FAE FIELD APPLICATIONS SAN DIEGO for EDA Careers at San Diego, CA
Technical Support Engineer for EDA Careers at Freemont, CA
Upcoming Events
FPGA 2017 at 350 Calle Pincipal, Marriott Hotel Monterey CA - Feb 22 - 24, 2017
DVCon 2017 Conference at DoubleTree Hotel San Jose CA - Feb 27 - 2, 2017
IoT Summit 2017 at Great America ballroom, Santa Clara Convention Center Santa Clara CA - Mar 16 - 17, 2017
SNUG Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Mar 22 - 23, 2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy