Analog Bits to Demonstrate Half-Power SERDES(TM) at TSMC's San Jose Technology Symposium


SAN JOSE, CA, (Marketwired) - March 15, 2016 - Analog Bits ( will be demonstrating their latest half power SERDES IP at booth #412 at TSMC's Technology Symposium in San Jose, CA. SERDES (Serializer/Deserializer) IP is central to many modern SOC designs, providing a high speed interface for a broad range of applications from storage to display. Lately, increased requirements for higher speed SERDES has battled against increased power requirements. Analog Bits has revolutionized SERDES IP by cutting the power in half while concurrently supporting multiple standards such as PCIe Gen 3, Gen 4, USB3.1, HMC, SAS and more -- all while allowing the highest flexibility for on-die placement.

WHAT: Analog Bits' 16nm Half-Power SERDES™ IP solutions

-- Passing JTOL tests using Keysight's latest J-BERT at 16Gbps with less than 750fs RMS jitter
-- Multiprotocol including PCIe Gen 3/4, HMC 2.0, 10G-KR, USB 3.1
-- Small die size impact
-- Location on any die side

WHEN: TSMC Technology Symposium 2016 Expo: March 15, 2016


About Analog Bits: Founded in 1995, Analog Bits, Inc. (, is the leading supplier of mixed-signal IP with a reputation for easy and reliable integration into advanced SOCs. Products include precision clocking macros such as PLLs & DLLs, programmable interconnect solutions such as multi-protocol SERDES and programmable I/O's as well as specialized memories such as high-speed SRAMs and TCAMs. With billions of IP cores fabricated in customer silicon, from 0.35-micron to 16/14-nm processes, Analog Bits has an outstanding heritage of "first-time-working" with foundries and IDMs.

C ontacts:
Will Wong
Email Contact

Review Article Be the first to review this article
Featured Video
More Editorial  
ASIC Design Engineer 2 for Ambarella at Santa Clara, CA
Technical Support Engineer Germany/UK for EDA Careers at San Jose, CA
ASIC Design Engineer for Ambarella at Santa Clara, CA
Lead Java Platform Engineer IOT-WEB for EDA Careers at San Francisco Area, CA
Test Development Engineer(Job Number: 17001697) for Global Foundaries at Santa Clara, CA
Upcoming Events
CDNLive Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Apr 11 - 12, 2017
10th Anniversary of Cyber-Physical Systems Week at Pittsburgh, PA, USA PA - Apr 18 - 21, 2017
DVCon 2017 China, April 19, 2017, Parkyard Hotel Shanghai, China at Parkyard Hotel Shanghai Shanghai China - Apr 19, 2017
Zuken Innovation World 2017 at Hilton Head Marriott Resort & Spa Hilton Head Island NC - Apr 24 - 26, 2017
S2C: FPGA Base prototyping- Download white paper

Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy