SmartDV Releases Portfolio of Verification Intellectual Properties that Support Platform-independent Simulation Acceleration (SimXL)

 

 

Diversified portfolio of verification intellectual properties (VIPs) supported in all simulation and acceleration platforms

SAN DIEGO, CA – February 26, 2016 – Simulation is becoming a major bottleneck in the development of large, complex system-on-chip (SoC) designs. Verification is taking longer and simulations are running slower as design complexity is increasing. Simulation acceleration combines functional simulation with emulation hardware and delivers the performance needed for validating today’s complex designs, including billion-gate SoCs. But without easy porting from a simulation flow to an acceleration flow, productivity gains are swallowed up by additional engineering resource utilization and an increase in overall SoC validation time, badly impacting time to market.

SmartDV, the verification intellectual property (VIP) company, is helping customers realize simulation acceleration productivity gains by releasing VIPs that support all acceleration platforms – Mentor Veloce, Cadence® Palladium®, Synopsys Zebu® and customers’ in-house custom platforms. SmartDV simulation VIP users can reuse sequence libraries and test cases from simulation flows. APIs are compatible with simulation VIP, increasing the efficiency of engineers.

AT DVCon, SmartDV’s management and technical team is available to discuss and demonstrate support for 20+ SimXL VIPs: AMBA APB, AMBA AHB , AMBA AXI, LPDDR3 , LPDDR4, DDR3, DDR4, MIPI CSI2, Ethernet, Interlaken, UART, I2C, SPI, MIPI UFS , MIPI UNIPRO, MIPI MPHY , MIPI CPHY, USB , HMC, HBM, MIPI DSI, SDIO, eMMC, DPORT and HDMI. These VIPs deliver the same functionality and timing that customers now experience with SmartDV’s simulation VIPs. Architecture of all SmartDV VIPS will remain the same across the simulation and acceleration flow. An additional 12 SimXL-ready VIPs will be released at the end of March. For more information on SmartDV’s VIP portfolio, see   http://www.smart-dv.com/products.html

“More and more of our customers are meeting short time-to-market windows by opting for acceleration to improve performance,” said Deepak Kumar Tala, CEO and managing director of SmartDV.  “By providing them with a diverse portfolio of commonly-used SmartDV VIPs that now support simulation acceleration on any platform, we hope to help design teams deliver on the productivity promise that simulation acceleration offers.”

SmartDV is in Booth #404 at the 2016 Design and Verification Conference ( DVCon), which takes place from February 29 until March 3 at the DoubleTree Hotel in San Jose, CA.

About SmartDV

SmartDV Technologies creates high quality standard and custom protocol verification intellectual property (IP) products designed to work with coverage-driven verification and simulation acceleration flows. The company’s mission is to provide high quality IP along with industry-best support at lower cost and to help remove limited licensing constraints, speeding up regressions and time to market. Each verification IP (VIP) is shipped with a compliance test suite and complete functional coverage model, further accelerating time to market. Each VIP also is independently developed and verified against external design IP for highest quality. SmartDV VIPs are platform independent, supporting all major simulators and acceleration platforms.

SmartDV VIPs are 2-4x faster to compile and simulate than competitive VIPs. SmartDV has customers from wireless/mobile, storage, automotive, memory, networking and other domains.

All trademarks or registered trademarks mentioned in this release are the intellectual property of their respective owners.

#          #          #

Media Contact:

Linda Marchant, Cayenne Communication, 919-451-0776,  Email Contact

 




Review Article Be the first to review this article
Featured Video
Editorial
More Editorial  
Jobs
Verification Engineer for Ambarella at Santa Clara, CA
Technical Support Engineer for EDA Careers at Freemont, CA
Test Development Engineer(Job Number: 17001697) for Global Foundaries at Santa Clara, CA
Lead Java Platform Engineer IOT-WEB for EDA Careers at San Francisco Area, CA
ASIC Design Engineer 2 for Ambarella at Santa Clara, CA
Upcoming Events
CDNLive Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Apr 11 - 12, 2017
10th Anniversary of Cyber-Physical Systems Week at Pittsburgh, PA, USA PA - Apr 18 - 21, 2017
DVCon 2017 China, April 19, 2017, Parkyard Hotel Shanghai, China at Parkyard Hotel Shanghai Shanghai China - Apr 19, 2017
Zuken Innovation World 2017 at Hilton Head Marriott Resort & Spa Hilton Head Island NC - Apr 24 - 26, 2017
S2C: FPGA Base prototyping- Download white paper



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy