CAN FD Bus Controller IP Core Gains Time-Triggered TTCAN Capability

Available from CAST, Inc. this fully-featured soft CAN FD core supports all relevant specs, has Verification IP available, and will undergo its second Plug Fest in April

Nuremberg — Embedded World — February 23, 2016 —Semiconductor intellectual property provider CAST, Inc. today introduced standard support for the new Time-Triggered communication on CAN (TTCAN) protocol in the CAN Bus Controller IO Core it offers.

This CAN-CTRL CAN 2.0 & FD Controller Core, sourced from partner Fraunhofer IPMS, is among the few ASIC RTL and FPGA netlist cores to support TTCAN, the Flexible Data-Rate CAN FD protocol, and all popular CAN bus specifications:

  • CAN 2.0 and CAN FD — ISO 11898-1:2015 and earlier ISO, and Non-ISO (Bosch) versions
  • TTCAN — Time-Triggered CAN (ISO 11898-4 level 1)
  • Optimized support for the AUTOSAR and SAE J1930 specifications.

This CAN core was the first soft core to undergo rigorous testing at the CAN Open Plug Fest (in March 2015), and is scheduled for a second round at Detroit and Nuremberg Plug Fests in April and June respectively. Subsystem boards with the CAN-CTRL core and transceivers from ON Semiconductor and Microchip will be used in these strenuous evaluations.

Design verification for CAN-CTRL Core customers is facilitated through a partnership with verification IP expert Avery Design Systems. Developed independently but cooperatively, the Avery CAN 2.0 and FD VIP works “out of the box” with the core to provide smooth design and verification.

A ready-to-run reference design board and other development aids are also available from CAST to further shorten the time to market for CAN FD based systems. Visitors to Embedded World and DVCon (San Jose) are welcome to stop by the CAST booth for more information.

CAST, Inc. is a twenty-year-old developer, integrator, and aggregator of IP cores for ASICs and FPGAs. The company offers some of the best available choices for low-power, high-value IP, including 8051s and BA2x 32-bit Processors; video, image, and data compression; peripherals, interconnects and other functions needed for complete system designs. Visit www.cast-inc.com, or follow @castcores on Twitter.         # # #



Read the complete story ...


Review Article Be the first to review this article
CST: Webinar

Aldec Simulator Evaluate Now

Featured Video
Jobs
Design Verification Engineer for Cirrus Logic, Inc. at Austin, TX
RF IC Design Engineering Manager for Intel at Santa Clara, CA
Principal PIC Hardware Controls Engineer for Infinera Corp at Sunnyvale, CA
DSP Tools Engineer for Cirrus Logic, Inc. at Austin, TX
ASIC Design Engineer for Infinera Corp at Sunnyvale, CA
Upcoming Events
IC Open Innovation Panel During REUSE 2017 at Santa Clara Convention Center 5001 Great America Parkway Santa Clara CA - Dec 14, 2017
Essentials of Electronic Technology: A Crash Course at Columbia MD - Jan 16 - 18, 2018
Essentials of Digital Technology at MD - Feb 13 - 14, 2018
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise