Vayo announces DRC+ for PCB layout design

Shanghai, China Feb 23, 2016 -- Vayo (Shanghai) Technology Co., Ltd (“Vayo”), today announced DRC+, an advanced DRC check software for PCB layout design. DRC+ is intelligent validation tool for PCB layout engineers to verify their PCB design problem to reach high quality/reliability. It supports PCB CAD data source from Cadence Allegro/OrCAD, Altium Designer, Mentor Xpedition/Pads, Zuken CR series, & etc.

DRC+ comes with approximately 1,000 checking items, which covers PCB & fabrications, assembly and test points related problem. It performs automatic checks for those physical objects: component outline/footprint, trace, drill, silkscreen, fiducial mark, …, finally it report those problem in two critical levels. Meanwhile PCB layout engineer could fine-tune parameters to change the screen window, or disable/enable checking rules according to their experience, then save to their own rules series for wide range usage of the design team.

“We created the intelligent tool for customer who expect high quality of PCB design.” Said Howard Liu, global cooperation director of Vayo, “this powerful tool not only offer a mechanism for our customer to leverage product quality/reliability, but also reduce the PCB product design cycle to reduce time to market. In addition this smart tool simplifies the design validation and allows people to work easily.”

You could access http://www.vayoinfo.com/en/Blog_117.html to obtain solution details or request free trial.

About Vayo

Vayo (Shanghai) Technology Co., Ltd is a highly innovative software technology enterprise, and it dedicates to offering design to manufacturing software solutions for electronics industry. Vayo solutions have been installed in >20 countries and selected by leading companies like Intel/Dell/Honeywell/Bosch/Schneider/Huawei/NSN/Flextronics/Jabil/Venture/Celestica/ …

Vayo (Shanghai) Technology Co., Ltd.
www.vayoinfo.com



Read the complete story ...


Review Article Be the first to review this article
CST: Webinar September 14, 2017

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Real Intent: Leveraging on Investments
More Editorial  
Jobs
FPGA Engineer for Teradyne Inc at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Field Application Engineer for Teradyne Inc at San Jose, CA
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Upcoming Events
CODES+ISSS 2017, Oct 15-20, 2017, Lotte Hotel, Seoul, South Korea at Lotte Hotel Seoul Korea (North) - Oct 15 - 20, 2017
DVCon 2017 Europe, Oct 16 - 17, 2017, Munich, Germany at Holiday Inn Munich City Centre Munich Germany - Oct 16 - 17, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017
Verific: SystemVerilog & VHDL Parsers
TrueCircuits: IoTPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise