Lattice Semiconductor Continues to Bolster Design Tool Suites for Low-Power, Small Form Factor FPGAs

Lattice Diamond® Software Suite Version 3.7 Enhances Performance of ECP5™ and MachXO™ FPGA Product Families

Click-to-Tweet

  • Version 3.7 features expanded support for Lattice FPGAs
  • Enhancements to the Lattice Synthesis Engine enable more efficient, smaller area, less power hungry implementations of Lattice FPGAs

PORTLAND, Ore. — (BUSINESS WIRE) — February 22, 2016Lattice Semiconductor Corporation (NASDAQ: LSCC), the leading provider of customizable smart connectivity solutions, today announced availability of an updated version of its Lattice Diamond® design tool suite, version 3.7. It includes support for more Lattice devices as well as performance improvements to help customers design solutions based on Lattice FPGAs with the lowest possible size, power consumption and cost.

Lattice Diamond design software is a complete suite of FPGA tools with an easy-to-use interface, efficient design flow, superior design exploration and more. Key new features in version 3.7 include support for the expanded ECP5™ and MachXO2™/MachXO3™ FPGA families.

  • Latest software updates for ECP5-5G™ family, the first FPGA family to support 5G SERDES and up to 85K LUTs in a small 10x10 mm package. Click here to request a license to access ECP5-5G devices in the software.
  • Software support for new ECP5 12K device that enables cost optimized programmable IO bridging functionality in a variety of end markets.
  • Software support for enhanced features in MachXO2 and MachXO3 FPGAs including low-voltage I/O support, password protection against malicious erase commands, and soft error detection and correction support (SED/SEC).
  • Support for new MachXO2 QFN32 package to implement functionality such as power management, bridging and signal aggregation in a variety of Industrial applications.
  • Improvements to the Lattice Synthesis Engine (LSE) used in the tool suite allow for smaller footprint and design productivity.

“The small size, low power consumption and high performance of our FPGA families make them the ideal connectivity solution for consumer, industrial and communications applications,” said Hua Xue, vice president, software systems and solutions at Lattice Semiconductor. “With these updates to our popular Lattice Diamond software suite, our customers will be able to achieve their design goals without compromising device functionality.”

For more information about the Lattice Diamond software suite and to download version 3.7, please visit the Lattice website.

About Lattice Semiconductor

Lattice Semiconductor (NASDAQ: LSCC) is a global leader in smart and connected solutions. Our customers rely on our ultra-low power, small form-factor Programmable Logic Devices, standards-driven video connectivity ASSPs, high-bandwidth 60 GHz millimeter wave wireless devices, and intellectual property to quickly develop faster, sleeker, and more responsive devices for the Consumer, Communications, and Industrial markets.

Lattice was founded in 1983 and is headquartered in Portland, Oregon. For more information, visit www.latticesemi.com. You can also follow us via LinkedIn, Twitter, Facebook, YouTube or RSS.

Lattice Semiconductor Corporation, Lattice Semiconductor (& design), Lattice Diamond, ECP5, ECP5-5G, MachXO, MachXO2, MachXO3, and specific product designations are either registered trademarks or trademarks of Lattice Semiconductor Corporation or its subsidiaries in the United States and/or other countries.

GENERAL NOTICE: Other product names used in this publication are for identification purposes only and may be trademarks of their respective holders.



Contact:

MEDIA CONTACTS:
Lattice Semiconductor
Sherrie Gutierrez, 408-616-4017
Email Contact
or
Voce Communications
Bob Nelson, 408-738-7889
Email Contact
or
INVESTOR CONTACT:
Global IR Partners
David Pasquale, 914-337-8801
Email Contact




Review Article Be the first to review this article
CST: Webinar September 14, 2017

Synopsys: Custom Compiler

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Real Intent: Leveraging on Investments
More Editorial  
Jobs
Field Application Engineer for Teradyne Inc at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
FPGA Engineer for Teradyne Inc at San Jose, CA
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Upcoming Events
ESD Alliance, San Jose State University to Host Jim Hogan Talk on “IR4: The Cognitive Era” at San Jose State University Student Union Theater 211 South 9th Street San Jose CA - Sep 20, 2017
IEEE Electronic Design Processing Symposium 2017 at 673 S. Milpita Blvd Milpitas CA - Sep 21 - 22, 2017
CODES+ISSS 2017, Oct 15-20, 2017, Lotte Hotel, Seoul, South Korea at Lotte Hotel Seoul Korea (North) - Oct 15 - 20, 2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise