MEDIA ALERT: Oski Technology to Showcase End-to-End Formal Verification at DVCon 2016

MOUNTAIN VIEW, CA -- (Marketwired) -- Feb 17, 2016 --


WHO:
Oski Technology, Inc., the only dedicated formal verification service provider

WHAT:
Will demonstrate how leading semiconductor companies achieve End-to-End Formal™ verification and complete coverage with Oski Formal Methodology and Abstraction Models™ in Booth #205 during DVCon 2016

WHEN:
DVCon's Booth Crawl Monday, February 29, from 5 p.m. until 7:00 p.m., Tuesday, March 1, and Wednesday, March 2, from 2:30 p.m. until 6 p.m.

WHERE:
DoubleTree Hotel, San Jose, Calif.

Prashant Aggarwal, principal engineer at Oski Technology, will be a speaker at the regular session on Formal Techniques and present, "The Process and Proof for Formal Sign-Off -- A Live Case Study." The session will be held in the Fir meeting room, Wednesday, March 2, from 3 p.m. until 4:30 p.m.

For more information about Oski Technology's activities during DVCon, visit its Events page: http://bit.ly/1Qq0WEU

For more information about DVCon 2016, visit: www.dvcon.org

About Oski Technology
Oski Technology is a formal verification services company with expertise in deploying formal verification on complex, digital designs. Oski Technology has developed a unique Formal Sign-off Methodology and Oski Abstraction Models to solve challenging capacity problems with formal verification. Its formal methods bring a higher level of productivity than traditional simulation and formal verification approaches. Oski Technology, headquartered in Mountain View, Calif., with a design center in India, has built a team of the world's foremost experts in formal verification. More information about Oski Technology can be found at: www.oskitechnology.com

Formal Sign-off Methodology is a trademark of Oski Technology, Inc. All trademarks and registered trademarks are the property of their respective owners.

For more information, contact:
Nanette Collins
Public Relations for Oski Technology 
(617) 437-1822 

Email Contact 





Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Simon Davidmann: A re-energized Imperas Tutorial at DAC
More Editorial  
Jobs
DDR 3-4-5 Developer with VIP for EDA Careers at San Jose, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
LVS PEX DESIGN ENGINEERS SILICON VALLEY for EDA Careers at San Jose, CA
LVS for PDK Design Engineer SILICON VALLEY for EDA Careers at San Jose, CA
Upcoming Events
11th International Conference on Verification and Evaluation of Computer and Communication Systems at 1455 DeMaisonneuve W. EV05.139 Montreal Quebec Canada - Aug 24 - 25, 2017
DVCon India 2017, Sept 14 - 15, 2017 at The Leela Palace Bengalore India - Sep 14 - 15, 2017
SMTA International 2017 at Rosemont IL - Sep 17 - 21, 2017
Verific: SystemVerilog & VHDL Parsers
TrueCircuits: UltraPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy