Toshiba Launches Client SSDs Using 15nm TLC NAND Flash Memory

High capacity products including 1024GB models added to the client SATA line-up

TOKYO — (BUSINESS WIRE) — February 16, 2016Toshiba Corporation’s (TOKYO:6502) Semiconductor & Storage Products Company today announced the launch of the “SG5 series” of client SSDs integrating NAND chips fabricated with 15nm TLC process technology. The new products, which include high capacity 1024GB models, will be available in 2.5-type and M.2 2280 (single- and double-sided) form factors, to meet various mounting requirements from the expansion of SSD application fields. Sample shipments start from today.

This Smart News Release features multimedia. View the full release here: http://www.businesswire.com/news/home/20160216006867/en/

Toshiba: 15nm TLC NAND "SG5 Series" Client SSD 2.5-type (Photo: Business Wire)

Toshiba: 15nm TLC NAND "SG5 Series" Client SSD 2.5-type (Photo: Business Wire)

The SG5 series is equipped with Toshiba’s proprietary QSBCTM (Quadruple Swing-By Code) [1] error correction technology, a highly efficient error correction code (ECC) which helps protect customer data from corruption and improves reliability.

Toshiba will continue strengthening its SSD lineup, meeting the various needs of users and leading the continuously expanding SSD market.

 

Outline of the New Products

Form Factor   2.5-type 7.0 mmH  

M.2 2280-S2
(Single Side)

 

M.2 2280-D2
(Double Side)

Model
Name

 

Non-SED
Model

THNSNK1T02CS8
THNSNK512GCS8
THNSNK256GCS8
THNSNK128GCS8

THNSNK512GVN8
THNSNK256GVN8
THNSNK128GVN8

THNSNK1T02DN8

NAND Type TLC
Connector Type Standard SATA M.2 B-M M.2 B-M
Capacity [2] 128/256/512/1024 GB 128/256/512 GB 1024 GB
Performance [3]

Sequential Read (Max.): 520 MiB/s {545 MB/s}
Sequential Write (Max.): 370 MiB/s {388 MB/s}

Interface ACS-3, SATA revision 3.2
Interface Speed

6.0 Gbit/s, 3.0 Gbit/s, 1.5 Gbit/s

Size   L 100.0 mm 80.00 mm 80.00 mm
W 69.85 mm 22.00 mm 22.00 mm
  H   7.00 mm   2.23 mm   3.58 mm

1 | 2  Next Page »



Review Article Be the first to review this article
Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Job Openings: Can EDA Predict the Future
More Editorial  
Jobs
Engr, Elec Des 2 for KLA-Tencor at Milpitas, CA
ASIC Design Engineer 2 for Ambarella at Santa Clara, CA
Timing Design Engineer(Job Number: 17001757) for Global Foundaries at Santa Clara, CA
Technical Support Engineer for EDA Careers at Freemont, CA
Senior FPGA Designer for Fidus Electronic Product Development at Fremont, CA
Upcoming Events
CDNLive Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Apr 11 - 12, 2017
10th Anniversary of Cyber-Physical Systems Week at Pittsburgh, PA, USA PA - Apr 18 - 21, 2017
DVCon 2017 China, April 19, 2017, Parkyard Hotel Shanghai, China at Parkyard Hotel Shanghai Shanghai China - Apr 19, 2017
Zuken Innovation World 2017 at Hilton Head Marriott Resort & Spa Hilton Head Island NC - Apr 24 - 26, 2017
S2C: FPGA Base prototyping- Download white paper



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy