JEDEC Publishes Revision of International Standard for Semiconductor Device Package Components (JESD30G)

ARLINGTON, Va. — (BUSINESS WIRE) — February 11, 2016JEDEC Solid State Technology Association, the global leader in the development of standards for the microelectronics industry, today announced the publication of a newly revised standard that establishes requirements for the next generation of semiconductor device package components: JESD30G. Developed by JEDEC’s JC-11 Committee for Mechanical Standardization, the standard is based on a language used to describe the geometric aspect of the components used for semiconductor package development. JESD30G is available for free download from the JEDEC website.

The semiconductor device package language defines the component around the three pillars of package, lead form and lead position, providing a clear description of the component geometry. This standard provides the opportunity to encourage the industry to unify towards a single defining structure for components by adhering to a comprehensive, robust definition based on geometric data. This approach defines a majority of the components in the market, including scalability to support emerging and future semiconductor packages. This methodology defines the components in detail to enable process efficiencies throughout the product development process – from design, purchasing, manufacturing, test, and the entire product lifecycle. Additional definitions and clarifications of the device to support the industry will also be available in this requirements release.

John Kelly, JEDEC President, said, “These clearly defined requirements will eliminate duplicate or varying component definitions by using a geometric description to establish this industry standard. As a result, manufacturers will be able to develop products with greater confidence and optimal performance based on this standard.”

JEDEC standards and publications serve public interest by educating manufacturers and purchasing teams by improving product development and performance. This aids purchasers in the selection of products that adhere to quality standards for use in the microelectronics industry. JESD30G will facilitate better collaboration between component manufacturers and its customers throughout the product development process. Other standards bodies can also use this definition to drive recommendations on how components can be assembled into products, rules for land pattern shapes, assembly and inspection criteria, and to establish reliability standards for specific product development.

Industry Support

A.J. Incorvaia, vice president of Mentor Graphics Systems Design Division, stated, “As a JEDEC member, we see this new standard as a big step towards unifying the language used to describe parts throughout the component and product life cycle. This comprehensive language will scale with the constant emergence of new packages, benefiting the electronic industry by eliminating confusion and improving collaboration.”

Technology Webinar

A technology webinar on this new standard, co-presented by John Norton, Hewlett-Packard Enterprise Company (Chairman of JC-11) and Michael Durkan, Mentor Graphics (a key author of the new standard) will be held on February 23, 2016. To register for this event, go to:


JEDEC is the global leader in the development of standards for the microelectronics industry. Thousands of volunteers representing nearly 300 member companies work together in 50 JEDEC committees to meet the needs of every segment of the industry, manufacturers and consumers alike. The publications and standards generated by JEDEC committees are accepted throughout the world. All JEDEC standards are available for free download from the JEDEC website. For more information, visit


JEDEC Solid State Technology Association
Emily Desjardins, 703-907-7560
Email Contact

Review Article Be the first to review this article

Featured Video
Senior Electrical Engineer for Allen & Shariff Corporation at Pittsburgh, Pennsylvania
Applications Engineer for intersil at Palm Bay, Florida
Design Verification Engineer for intersil at Morrisville, North Carolina
Principle Electronic Design Engr for Cypress Semiconductor at San Jose, California
Upcoming Events
Decoding Formal Club Meeting Featuring Formal Talks by ArterisIP and Cisco at 2099 Gateway Place, Suite 560 San Jose CA - Mar 20, 2018
NVIDIA’s GPU Technology Conference (GTC) at San Jose McEnery Convention Center 150 West San Carlos Street San Jose CA - Mar 26 - 29, 2018
ESC Conference Boston at boston MA - Apr 18 - 19, 2018
DownStream: Solutions for Post Processing PCB Designs

Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise