NI AWR Design Environment V12.02 Release Now Available to Download

EL SEGUNDO, Calif. – Feb. 8, 2016 -- NI AWR Design Environment™ V12.02, inclusive of Microwave Office, Visual System Simulator™ (VSS), Analog Office, AXIEM, and Analyst™, has been released and is now available to download at https://awrcorp.com/download/login.aspx. This new release builds upon the load-pull features introduced in V12 as well as offers dozens of improvements to Analyst 3D finite element method electromagnetic simulator and layout and to NI AWR Design Environment modeling, scripting and stability analysis. 

A select list of what’s new in V12.02 includes:

  • Load-pull improvements including swept load pull and source pull as well as yield analysis
  • Layout additions and improved operational functionality for iNet, vias and more
  • EM layout enhanced to better support SML library components
  • Expanded options for system simulation models with bi-directional ports
  • More than a dozen features added, enhanced, or improved related to 3D EM modeling
  • Scripting updates and improvements for load pull and PDKs, for instance
  • Wizard additions for linear analysis and stability analysis (STAN)
  • Numerous other ease-of-use and productivity-enhancing additions and modifications

For a full listing of what’s new in V12.02, visit awrcorp.com/whatsnew and download the associated PDF document (registration required).

Where:
V12.02 is available for customer and evaluator download (registration required) at https://awrcorp.com/download/login.aspx

When:
Immediately.




Review Article Be the first to review this article
 True Circuits: Ultra PLL

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Simon Davidmann: A re-energized Imperas Tutorial at DAC
Peggy AycinenaIP Showcase
by Peggy Aycinena
ARM: A Gnawing Sense of Unease
More Editorial  
Jobs
DDR 3-4-5 Developer with VIP for EDA Careers at San Jose, CA
LVS PEX DESIGN ENGINEERS SILICON VALLEY for EDA Careers at San Jose, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
LVS for PDK Design Engineer SILICON VALLEY for EDA Careers at San Jose, CA
Upcoming Events
11th International Conference on Verification and Evaluation of Computer and Communication Systems at 1455 DeMaisonneuve W. EV05.139 Montreal Quebec Canada - Aug 24 - 25, 2017
DVCon India 2017, Sept 14 - 15, 2017 at The Leela Palace Bengalore India - Sep 14 - 15, 2017
SMTA International 2017 at Rosemont IL - Sep 17 - 21, 2017
S2C: FPGA Base prototyping- Download white paper
TrueCircuits: UltraPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy