DVCon U.S. 2016 Offers Packed Technical Program; Plenty of Networking Opportunities

Keynote will be delivered by Wally Rhines

LOUISVILLE, Colo. — (BUSINESS WIRE) — February 3, 2016 — The 2016 Design and Verification Conference U.S. ( DVCon) will offer attendees a highly technical selection of 36 papers, 12 tutorials, approximately 35 poster sessions, 2 panels and a keynote address by Wally Rhines, chairman and CEO of Mentor Graphics. Sponsored by Accellera Systems Initiative, DVCon U.S. will be held February 29-March 3, 2016 at the DoubleTree Hotel in San Jose, California.

"Accellera standards continue to foster innovation in EDA tools and methodologies. In its 28th year, DVCon U.S. continues to be the venue of choice for the design and verification community to network, raise awareness of problems and challenges faced in their daily grind, and to seek innovative tools and solutions from peers and vendors," commented Yatin Trivedi, DVCon U.S. general chair. "Along with DVCon Europe and DVCon India, this four-day event continues to offer attendees the opportunity to attend in-depth tutorials, technical papers and posters, dynamic panel discussions and vibrant exhibits that are highly informative and educational and that will be useful both today and in the future."

Rhines will deliver the keynote titled, “Design Verification Challenges: Past, Present and Future,” on Tuesday, March 1 at 1:30 p.m. in the Oak/Fir Ballroom. The panel discussions will be held on Wednesday, March 2 in the Oak/Fir Ballroom, with the first, “Redefining ESL” beginning at 8:30 a.m. and the second, “Emulation + Static Verification Will Replace Simulation” beginning at 1:30 p.m.

“I’m really excited about the two panels we’re able to offer our attendees this year,” stated Vanessa Cooper, DVCon U.S. panel chair. “We had a number of excellent submissions to consider, and selected two that I think are of particular importance and address issues our audience is concerned with right now. I think attendees will be pleased by the different discussions and varying points of view offered by our panels of experts.”

There will be plenty of networking opportunities for attendees throughout the conference, most notably during the exhibition hours. Exhibits will open beginning with the Booth Crawl on Monday evening from 5:00 p.m.-7:00 p.m., and will continue on both Tuesday, March 1 and Wednesday, March 2 from 2:30 p.m.-6:00 p.m. A reception will be held on the exhibit floor both days from 5:00 p.m.-6:00 p.m. The awards for Best Paper and Best Poster will be presented at the beginning of the reception on Wednesday.

For the complete DVCon U.S. 2016 schedule, including a list of sessions, tutorials and sponsored luncheons and events, visit www.dvcon.org. To view the videos from the DVCon U.S. 2015 tutorials, visit http://www.accellera.org/resources/videos/. To register, visit here.

DVCon is the premier conference for discussion of the functional design and verification of electronic systems. DVCon is sponsored by Accellera Systems Initiative, an independent, not-for-profit organization dedicated to creating design and verification standards required by systems, semiconductor, intellectual property (IP) and electronic design automation (EDA) companies. In response to global interest, in addition to DVCon U.S., Accellera also sponsors DVCon Europe and DVCon India. For more information about Accellera, please visit www.accellera.org. For more information about DVCon U.S., please visit www.dvcon.org. Follow DVCon on Facebook https://www.facebook.com/DvCon or @dvcon_us on Twitter or to comment, please use #dvcon_us.


MP Associates, Inc.
Nannette Jordan, 303-530-4562
Email Contact
HighPointe Communications
Barbara Benjamin, 503-209-2323
Email Contact

Review Article Be the first to review this article
CST: Webinar November 9, 2017


Featured Video
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
DVCon Europe 2017: Munich and So much more
More Editorial  
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Upcoming Events
25th IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC 2017) at Yas Viceroy Abu Dhabi Yas Marina Circuit, Yas Island Abu Dhabi United Arab Emirates - Oct 23 - 25, 2017
ARM TechCon 2017 at Santa Clara Convention Center Santa Clara CA - Oct 24 - 26, 2017
MIPI DevCon Bangalore 2017 at The Leela Palace Bengaluru India - Oct 27, 2017
MIPI DevCon Hsinchu City 2017 at Sheraton Hsinchu Hotel Taiwan - Oct 31, 2017
CST: Webinar series

Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise