IntoPIX Announces Its New Generation Of AES IP-Cores Supporting Higher Bitrate up to 10/100 Gbps with Optimized Footprint to Secure Network Transmission In AV Applications

MONT-SAINT-GUIBERT, Belgium — (BUSINESS WIRE) — January 19, 2016 — intoPIX, a leading provider of IP cores for security and video compression, announced today the extension of its AES encryption IP core family to support higher bitrates applications from 10 to 100 Gbps and additional features. Thanks to its high performance and scalable architecture, customers can now build optimal solutions for both compressed and uncompressed secured video transmission links.

The IPX-AES IP-Cores provide an efficient and flexible implementation of the Advanced Encryption Standard (AES) offering several functions and operating modes. The AES family of cores supports both 128-bit and 256-bit keys and follows the Advanced Encryption Standard.

The flexible architecture allows combining several functions and operating modes on very small footprints. Modes can be used separately or combined into a single design: ECB (Electronic Code-Book), CBC (Cipher Block Chaining), CTR (Counter). A specific wrapper to support GCM (Galois/Counter Mode) is also available.

“Our AES IP cores are ideal for high speed networking and video over IP. Thanks to our unique architecture, we propose a flexible solution enabling trade-off between area, performance and technology”, said Gael Rouvroy, CTO of intoPIX.

About intoPIX SA

intoPIX is a leading supplier of image compression technology to audiovisual equipment manufacturers. We are passionate about offering people a higher quality image experience and have developed FPGA IP-cores and software tools that enable leading-edge TICO Lightweight compression, JPEG 2000 compression, security, video over IP and hardware enforcement. More information on our company, customers and products can be found on www.intopix.com.



Contact:

intoPIX SA
Jean-Baptiste Lorent
Email Contact




Review Article Be the first to review this article
Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Job Openings: Can EDA Predict the Future
More Editorial  
Jobs
Senior FPGA Designer for Fidus Electronic Product Development at Fremont, CA
Technical Support Engineer for EDA Careers at Freemont, CA
Timing Design Engineer(Job Number: 17001757) for Global Foundaries at Santa Clara, CA
Lead Java Platform Engineer IOT-WEB for EDA Careers at San Francisco Area, CA
ASIC Design Engineer 2 for Ambarella at Santa Clara, CA
Upcoming Events
CDNLive Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Apr 11 - 12, 2017
10th Anniversary of Cyber-Physical Systems Week at Pittsburgh, PA, USA PA - Apr 18 - 21, 2017
DVCon 2017 China, April 19, 2017, Parkyard Hotel Shanghai, China at Parkyard Hotel Shanghai Shanghai China - Apr 19, 2017
Zuken Innovation World 2017 at Hilton Head Marriott Resort & Spa Hilton Head Island NC - Apr 24 - 26, 2017
S2C: FPGA Base prototyping- Download white paper



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy