Webinar: Getting Ahead with High-Speed Digital Simulation and Measurement (CST) - March 3, 2016

Event status: Not started ( Register NOW)
Date and time: Thursday, March 3, 2016 11:00 am
Eastern Standard Time (New York, GMT-05:00)
Change time zone
  Thursday, March 3, 2016 8:00 am
Pacific Standard Time (San Francisco, GMT-08:00)
  Thursday, March 3, 2016 11:00 am
Eastern Standard Time (New York, GMT-05:00)
  Thursday, March 3, 2016 9:30 pm
India Time (Mumbai, GMT+05:30)
Program:
Getting Ahead with... 2016 Webinars
Panelist(s) Info:
Dr. Klaus Krohne received his electrical engineering degree (Dipl.-Ing.) from the Darmstadt University of Technology in Germany in 2001 and a PhD Degree (Dr. sc.) from the Swiss Federal Institute of Technology in Zurich in 2007.
Duration: 1 hour
Description:
Simulation can dramatically reduce the design cycles for high-speed digital engineers as it can serve as a virtual lab where verification can be done without waiting for an expensive and time consuming prototype cycle. Of course, this advantage can only be leveraged, if a high confidence in the simulation and measurement results has been established.
As both simulation and measurement can have their pitfalls, in this webinar we will give a practical guide on how set up this kind of simulation correctly and how to produce high-quality VNA measurements. Among other topics we will cover aspects of meshing, material characterization, and launch design.



Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs


Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
H-1B Visa: de Geus’ tragedy looms large
Peggy AycinenaIP Showcase
by Peggy Aycinena
IP for Cars: Lawsuits are like Sandstorms
More Editorial  
Jobs
Staff Software Engineer - (170059) for brocade at San Jose, CA
Technical Support Engineer for EDA Careers at Freemont, CA
Lead Java Platform Engineer IOT-WEB for EDA Careers at San Francisco Area, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
ASIC/FPGA Design Engineer for Palo Alto Networks at Santa Clara, CA
CAD/CAM Regional Account Manager (Pacific Northwest) for Vero Software Inc. at Seattle, WA
Upcoming Events
2017 IoT Developers Conference at Santa Clara Convention Center California - Apr 26 - 27, 2017
Embedded Systems Conference ESC Boston 2017 at Boston Convention & Exhibition Center Boston MA - May 3 - 4, 2017
2017 GPU Tech Conference at San Jose McEnery Convention Center 150 West San Carlos Street San Jose CA - May 8 - 11, 2017
High Speed Digital Design and PCB Layout at 13727 460 Ct SE North Bend WA - May 9 - 11, 2017
Verific: SystemVerilog & VHDL Parsers
DAC2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy