Webinar: Getting Ahead with Coupled 3D Field and Circuit Simulation (CST) Feb 18, 2016

Event status: Not started ( Register NOW)
Date and time: Thursday, February 18, 2016 11:00 am
Eastern Standard Time (New York, GMT-05:00)
Change time zone
  Thursday, February 18, 2016 8:00 am
Pacific Standard Time (San Francisco, GMT-08:00)
  Thursday, February 18, 2016 11:00 am
Eastern Standard Time (New York, GMT-05:00)
  Thursday, February 18, 2016 9:30 pm
India Time (Mumbai, GMT+05:30)
Program:
Getting Ahead with... 2016 Webinars
Panelist(s) Info:
Andreas Barchanski is the EMC Market Development Manager at CST. He holds an M.Sc. degree in physics and a Ph.D. in numerical electromagnetics from the Technical University Darmstadt. He joined CST as an application engineer in 2007. Besides EMC, his main interest lies in the simulation of various electronic systems ranging from high speed digital to power electronics.
Duration: 1 hour
Description:
In the fast paced electronics world, simulation has become an indispensable tool for every designer over the past years. In this webinar, we will show you how to set up a coupled simulation from a SPICE-like circuit simulation and a full wave 3D simulation. This coupling offers the possibility to calculate the field distribution in a 3D model, considering the effects of an attached circuit. Because the coupled schematic is somehow different from the standard way of connecting circuits in SPICE simulation, the main focus will be on explaining the differences and providing you with the understanding of such coupled models.



Review Article Be the first to review this article
CST: Webinar September 14, 2017

Synopsys: Custom Compiler

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Real Intent: Leveraging on Investments
More Editorial  
Jobs
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Field Application Engineer for Teradyne Inc at San Jose, CA
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
FPGA Engineer for Teradyne Inc at San Jose, CA
Upcoming Events
IEEE Electronic Design Processing Symposium 2017 at 673 S. Milpita Blvd Milpitas CA - Sep 21 - 22, 2017
CODES+ISSS 2017, Oct 15-20, 2017, Lotte Hotel, Seoul, South Korea at Lotte Hotel Seoul Korea (North) - Oct 15 - 20, 2017
DVCon 2017 Europe, Oct 16 - 17, 2017, Munich, Germany at Holiday Inn Munich City Centre Munich Germany - Oct 16 - 17, 2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise