Codasip Joins RISC-V Foundation and Announces Availability of RISC-V Compliant Codix Processor IP

Brno, Czech Republic, Jan 5, 2016 -- Codasip, an industry leading application specific processor (ASIP) vendor, today announced that it has joined with other industry leaders as a founding member of the RISC-V foundation to accelerate customer adoption of commercial implementations of RISC-V based processor designs. Additionally, Codasip announced it is making available versions of its Codix Processor IP that are compliant with the RISC-V specification - expanding its existing embedded processor IP offerings.

ASIPs offer an unmatched combination of power, performance, and flexibility by optimizing the embedded processor for its target application. This is done by adapting the processors Instruction Set Architecture (ISA) and microarchitecture (how the processor responds to the ISA), and can lead to orders of magnitude improvements in power and performance.

"We are very pleased to have Codasip as a Founding Sponsor of the RISC-V Foundation.  As a commercial developer of ASIP solutions, Codasip will be a welcomed contributor within the RISC-V community" said Rick O'Connor, Executive Director of the RISC-V Foundation.

Codasip’s highly automated technology has made ASIP technology as accessible as standard embedded processors, allowing customers to create a processor ISA from scratch, or to use an existing ISA. The availability of RISC-V, with its support for extensibility, provides a great starting point for customers, combining the advantages of Codasip’s proven technology and the open RISC-V ecosystem.

"One of the biggest challenges for customers new to ASIP technology is availability of a strong ISA they can build on," said Karel Masarik, CEO of Codasip. "Codasip’s tools allow the creation of processors with any ISA and microarchitecture. By supporting RISC-V we leverage this powerful open initiative in order to accelerate our customers a path to a completed ASIP. At the same time, we provide the assurance of a commercially supported solution. It has always been Codasip’s policy to build on open standards wherever possible, and so support for RISC-V builds on this product strategy.”

In addition to ensuring that Codasip tools work seamlessly with the RISC-V specification (alongside customer specific enhancements), Codasip will also be making available RISC-V compatible versions of its Codix Processor IP. These cores will join the existing Codix implementations spanning ultralow-power to high performance with both RISC and VLIW implementations.

As with all Codix Cores, Codasip’s RISC-V compliant cores are delivered using the high level processor description language CodAL, which allows customers to easily modify, adapt, and extend every aspect of the processor. Using this model, the complete LLVM/GNU based SDK, QEMU emulation model, RTL and verification environment is automatically generated. The result is unmatched flexibility, seamless integration of customer specific changes, and compatibility with the rich and evolving RISC-V ecosystem.  

If you are interested in learning more about Codasip and our RISC-V offerings, you can connect with our technical team at the RISC-V workshop (Jan 5th & 6th - Oracle Conference Center in Redwood Shores, CA), visit our booth at Embedded World (Feb 23rd to 25th - Booth #620, Hall 4 - Nuremberg, Germany) or visit our website at

About Codasip
Codasip delivers leading-edge technology that enables adoption of Application Specific Instruction-set Processors (ASIPs). ASIP's utilize dedicated instructions/architecture to accelerate software and are at the heart of applications that require very high performance with low power. Codasip's unique technology makes ASIP adoption as simple and easy as standard embedded processor cores. Formed in 2006 and headquartered in Brno, Czech Republic, Codasip currently has offices in the US and Europe. More information on Codasip's products and services is available at
Codasip and Codix are trademarks of Codasip Ltd and are registered in the United States.

For further information please contact:
Neil Hand
VP Marketing
+1 650 353 7486
Email Contact


Read the complete story ...

Review Article Be the first to review this article
CST Webinar Series


Featured Video
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Acquiring Mentor: Four Good Ideas, One Great
More Editorial  
Manager, Field Applications Engineering for Real Intent at Sunnyvale, CA
Upcoming Events
DeviceWerx - 2016 at Green Valley Ranch Casino & Resort Las Vegas NV - Nov 3 - 4, 2016
2016 International Conference On Computer Aided Design at Doubletree Hotel Austin TX - Nov 7 - 10, 2016
ICCAD 2016, Nov 7-10, 2016 at Doubletree Hotel in Austin, TX at Doubletree Hotel Austin TX - Nov 7 - 10, 2016
Electric&Hybrid Aerospace Technology Symposium 2016 at Conference Centre East. Koelnmesse (East Entrance) Messeplatz 1 Cologne Germany - Nov 9 - 10, 2016
S2C: FPGA Base prototyping- Download white paper

Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy