Ultra-low power 32-bit microcontroller with advanced power modes

Grenoble, France – In order to meet the long battery-life requirements in the growing market of IoT devices, energy saving becomes a paramount concern, specifically the reduction of static power consumption when devices spend up to 99.9 % of the time in an inactive mode.

The  RISC-351 Zephyr-RR is an energy efficient 32-bit microcontroller core that enables achieving ultra-low power consumption by combining innovative low-power techniques with energy saving modes, making it ideal for battery-operated applications which spend most of their operating time waiting for a wake-up event.

In order to provide further flexibility in power management than traditional 32-bit competitors, the RISC-351 Zephyr-RR introduces an advanced state "Retention mode" where essential registers are saved either by using retention registers for the most fundamental ones, or by copying state to/from memory when going to or leaving retention mode for large ones such as the register file. This advanced state retention mode enables to divide the power consumption by 1,000 compared to classic power modes where all core and peripheral clocks are gated (stop mode).

Because power modes cannot be implemented without taking into account the “wake-up duration”, users have to define the optimal trade-off between the overall power consumption and the lag-time to resume normal operation after entering into a low-power mode. This trade-off depends on the number of stored registers, voltage switching, etc.

As the impact on the embedded software remains a crucial concern for most users, even though the use of the advanced state of retention is a simple software increment with respect to standard retention, a library of dedicated functions is provided with Zephyr-RR in order to make the use of low-power modes straightforward.

Thanks to our  SmartVision™ IDE, software developers can perform power consumption Profiling in order to go further in the power optimization.

For further power consumption optimization, the RISC-351 Zephyr-RR can be implemented with  low-power standard cell libraries and  voltage regulators from Dolphin Integration.




Review Article Be the first to review this article
CST: Webinar September 14, 2017

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Real Intent: Leveraging on Investments
More Editorial  
Jobs
FPGA Engineer for Teradyne Inc at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Field Application Engineer for Teradyne Inc at San Jose, CA
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Upcoming Events
CODES+ISSS 2017, Oct 15-20, 2017, Lotte Hotel, Seoul, South Korea at Lotte Hotel Seoul Korea (North) - Oct 15 - 20, 2017
DVCon 2017 Europe, Oct 16 - 17, 2017, Munich, Germany at Holiday Inn Munich City Centre Munich Germany - Oct 16 - 17, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise