Mentor Graphics Veloce Emulation Platform Supports Andes Processors

WILSONVILLE, Ore., Nov. 23, 2015 — (PRNewswire) —   Mentor Graphics Corp. (NASDAQ: MENT), today announced that the Veloce® emulation platform, specifically the Codelink offering, now supports the debug of designs built with AndesCore™ processors, such as N10 and N13. Andes Technology Corporation is a leading Asia-based supplier of small, low-power, high performance 32-bit embedded CPU cores. Over 600 million Systems-on-Chip (SoCs) containing its CPU cores have been shipped by Andes customers.

Mentor Graphics logo.

With Codelink support, developers using the AndesCore processors can complete designs months sooner by moving critical software tasks to the pre-silicon stage. The Codelink tool allows a software developer to enjoy a traditional software debug experience when running software on a design with the Veloce platform. Unlike traditional software debug methods on emulation, which tend to be too slow for most software developers, the Codelink offering delivers the performance demanded by advanced software teams. The Codelink solution captures the software verification results from the emulator then shifts the debug to a workstation so that many developers can debug at the same time. Moving the debug task offline marks an important methodology shift for software verification. Because the Codelink tool is non-intrusive, it enables detailed performance and power analysis not possible with other debug methods. 

"Codelink support for the AndesCore processors lets our customers get to silicon production sooner," said Charlie Su, CTO & Senior VP, Andes Technology. "It also enables a greater degree of performance and power optimization at the system level not achievable with the traditional design cycle."

"Using Codelink and Veloce made a positive impact on software debug productivity," said the development representative at NTT Electronics. "Our software team can now accelerate the software debug process, and shorten this important step on the way to full system verification."

"Codelink is a critical technology that enables companies to 'shift left' their software development schedules, and deliver solutions to market in a much shorter time with less risk," said Eric Selosse, vice president and general manager of the Mentor Emulation Division.

About the Veloce Emulation platform
The Veloce emulation platform is a core technology in the Mentor® Enterprise Verification Platform™ (EVP) – a platform that boosts productivity in ASIC and SoC functional verification by combining advanced verification technologies in a comprehensive platform.

The Veloce emulation platform's success is a result of several factors, high design capacity, speed of execution, and exceptional functionality. Now considered among the most versatile and powerful of verification tools, project teams use emulation for hardware debugging, hardware/software co-verification or integration, system-level prototyping, low-power verification and power estimation and performance characterization. 

About Mentor Graphics
Mentor Graphics Corporation is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world's most successful electronic, semiconductor and systems companies. Established in 1981, the company reported revenues in the last fiscal year in excess of $1.24 billion. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. Website http://www.mentor.com.

For more information, please contact:
David Smith
Mentor Graphics
503.685.1135
Email Contact

Mentor Graphics, Mentor and Veloce are registered trademarks and Codelink is a trademark of Mentor Graphics Corporation. All other company or product names are the registered trademarks or trademarks of their respective owners.

Logo - http://photos.prnewswire.com/prnh/20140317/AQ83812LOGO

 

To view the original version on PR Newswire, visit: http://www.prnewswire.com/news-releases/mentor-graphics-veloce-emulation-platform-supports-andes-processors-300182760.html

SOURCE Mentor Graphics

Contact:
Mentor Graphics
Web: http://www.mentor.com




Review Article Be the first to review this article
Synopsys: Custom Compiler

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Diversity: Really, who cares
More Editorial  
Jobs
Senior Methodology Automation Engineer for EDA Careers at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
DDR 3-4-5 Developer with VIP for EDA Careers at San Jose, CA
Proposal Support Coordinator for Keystone Aerial Surveys at Philadelphia, PA
Upcoming Events
11th International Conference on Verification and Evaluation of Computer and Communication Systems at 1455 DeMaisonneuve W. EV05.139 Montreal Quebec Canada - Aug 24 - 25, 2017
The Rise of Mechatronics at Dassault Systèmes San Diego 5005 Wateridge Vista Drive San Diego CA - Sep 12, 2017
The Rise of Mechatronics at Buca di Beppo - Pasadena 80 West Green Street Pasadena CA - Sep 13, 2017
S2C: FPGA Base prototyping- Download white paper



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy