Minimizing BoM cost and silicon area thanks to iLR-LaDiable capless regulator

Grenoble, France – November 16, 2015 - IoT and wearable devices have added to the challenge of reduction of BoM cost and silicon area that of changing the principles of voltage regulators to the point that their efficiency is no longer the major criteria.

Embedding features such as the Power Management Network (PMNet) in a SoC demands going further in the quest of performance: the new capless linear regulator  iLR-LaDiable reaches the operating zone to the best performances while preserving the stability.

Indeed, using a  Delta architecture without an external capacitor implies relying on the load capacitance instead: ensuring a correct matching is essential to avoid any load transient variation. In order to secure capless regulator implementation, Dolphin Integration includes in its specifications all the needed templates, profiles and abacus enabling sizing  the load capacitance for required load transient performances.

Macintosh HD:Users:cmv:Desktop:Communication:Annonces:iLR-LaDiable:Image Capless.png

Key features

  • Maximum Output current of 50 mA
  • 0.8 to 3.3 V programmable output voltage
  • Capless linear regulator (no off-chip capacitor needed)
  • Delivered with load transient template and abacus to ensure the proper matching between the regulator and its load
  • Complemented with an Over-voltage Protection Module (OPM) enabling to support a [1.9 V - 4.4 V] input voltage range for direct connection to a Li-Ion battery.

The iLR-LaDiable is the suitable regulator for supplying logic loads such as embedded memories and logic power Islands. To reach better optimizations of the overall SoC, Dolphin Integration offers a complete set of solutions, including  High Density Memories and Standard Cell Libraries.




Review Article Be the first to review this article

Featured Video
Jobs
ASIC Hardware Engineer for BAE Systems Intelligence & Security at Arlington, VA
Senior Electrical Engineer for Allen & Shariff Corporation at Pittsburgh, PA
Principle Electronic Design Engr for Cypress Semiconductor at San Jose, CA
Design Verification Engineer for intersil at Morrisville, NC
Senior Formal FAE Location OPEN for EDA Careers at San Jose or Anywhere, CA
Upcoming Events
IPC APEX EXPO 2018 at San Diego Convention Center San Diego CA - Feb 24 - 1, 2018
DVCon US 2018 at Double Tree Hotel San Jose CA - Feb 26 - 1, 2018
5th EAI International Conference on Big data and Cloud Computing Challenges at Vandalur, Kelambakkam high road chennai Tamil Nadu India - Mar 8 - 9, 2018



Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise