Minimizing BoM cost and silicon area thanks to iLR-LaDiable capless regulator

Grenoble, France – November 16, 2015 - IoT and wearable devices have added to the challenge of reduction of BoM cost and silicon area that of changing the principles of voltage regulators to the point that their efficiency is no longer the major criteria.

Embedding features such as the Power Management Network (PMNet) in a SoC demands going further in the quest of performance: the new capless linear regulator  iLR-LaDiable reaches the operating zone to the best performances while preserving the stability.

Indeed, using a  Delta architecture without an external capacitor implies relying on the load capacitance instead: ensuring a correct matching is essential to avoid any load transient variation. In order to secure capless regulator implementation, Dolphin Integration includes in its specifications all the needed templates, profiles and abacus enabling sizing  the load capacitance for required load transient performances.

Macintosh HD:Users:cmv:Desktop:Communication:Annonces:iLR-LaDiable:Image Capless.png

Key features

  • Maximum Output current of 50 mA
  • 0.8 to 3.3 V programmable output voltage
  • Capless linear regulator (no off-chip capacitor needed)
  • Delivered with load transient template and abacus to ensure the proper matching between the regulator and its load
  • Complemented with an Over-voltage Protection Module (OPM) enabling to support a [1.9 V - 4.4 V] input voltage range for direct connection to a Li-Ion battery.

The iLR-LaDiable is the suitable regulator for supplying logic loads such as embedded memories and logic power Islands. To reach better optimizations of the overall SoC, Dolphin Integration offers a complete set of solutions, including  High Density Memories and Standard Cell Libraries.




Review Article Be the first to review this article
Synopsys: Custom Compiler

ALDEC:

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Reverie: All That Glitters is not Past
More Editorial  
Jobs
Digital and FPGA Hardware Designer for Giga-tronics Incorporated at San Ramon, CA
Technical Support Engineer for EDA Careers at Freemont, CA
FAE FIELD APPLICATIONS SAN DIEGO for EDA Careers at San Diego, CA
Senior Physical Design Engineer for Ambiq Micro at Austin, TX
Development Engineer-WEB SKILLS +++ for EDA Careers at North Valley, CA
Upcoming Events
DesignCon 2017 Conference Jan 31 - Feb 2, 2017, Santa Clara Convention Center, Santa Clara, CA at Santa Clara Convention Center Santa Clara CA - Jan 31 - 2, 2017
IPC/Apex Expo 2017, Feb 14-16, 2017, San Diego Convention Center, San Diego, CA at San Diego Convention Center San Diego CA - Feb 14 - 16, 2017
Zuken Innovation World 2017, April 24 - 26, 2017, Hilton Head Marriott Resort & Spa in Hilton Head Island, SC at Hilton Head Marriott Resort & Spa Hilton Head Island NC - Apr 24 - 26, 2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy