Altera Demonstrates FPGA-based Data Center and Search Acceleration Solutions at Supercomputing 2015

SAN JOSE, Calif., Nov. 12, 2015 — (PRNewswire) —  Altera Corporation (NASDAQ: ALTR) is demonstrating FPGA acceleration using its leading-edge FPGAs and SoCs at Supercomputing 2015 (Booth 462), being held November 15 to 20 at the Austin Convention Center, Austin, Texas. Altera will demonstrate how the Altera® software development kit (SDK) for Open Computing Language (OpenCL™), combined with its portfolio of FPGAs and SoCs, can help designers achieve high-performance, power-efficient system acceleration. Altera's Michael Strickland, director in the Computer and Storage business, will also appear on a panel: SC15:  Reconfigurable Supercomputing on Tuesday, November 17, from 5:30-7:00 p.m., in room 16AB.

Altera FPGAs and SoCs will be featured at Supercomputing 2015.

The Altera SDK for OpenCL is a game-changer that offers programmers familiar with C programming a design environment that "abstracts away" the traditional FPGA development environment. It can be used to easily program the industry's first 1.5 TFLOP-capable FPGA, Arria™ 10, and other Altera FPGAs and SoCs.

System designers using FPGAs can create applications that accelerate servers in the data center and cloud to power applications, including online search and facial recognition, deep-learning neural networks, security, genomics research, video processing, and many more high performance computing (HPC) applications. FPGAs provide users with an accelerator that delivers a cost, power, and performance benefit over other solutions for scalable high-performance computing.

Altera in-booth demonstrations include:

  • Altera Arria 10 FPGAs offering the industry's first 1.5-TFLOP IEE754-conformant FPGA, demonstrating single-precision floating-point matrix multiply operations
  • Altera FPGA accelerators used to perform deep-learning and neural networking for facial detection and recognition
  • Advanced 3D video processing featuring Gidel's FPGA-based reconfigurable technology
  • A Snort application for cyber security running on an Altera Arria 10 FPGA, showing a 100X to 200X performance gain over today's state-of-the-art servers
  • 25/40GbE low-latency TCP offload to an Altera Arria 10 FPGA

About Altera

Altera® programmable solutions enable designers of electronic systems to rapidly and cost effectively innovate, differentiate and win in their markets. Altera offers FPGA, SoC, CPLD, and complementary technologies, such as power solutions to provide high-value solutions to customers worldwide. www.altera.com.

ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at www.altera.com/legal.

Editor Contact:
Karin Taylor
Altera Corporation
(408) 544-8207
Email Contact

Altera(R) programmable solutions enable designers of electronic systems to rapidly and cost effectively innovate, differentiate and win in their markets. Altera offers FPGAs, SoCs, CPLDs, ASICs and complementary technologies, such as power management, to provide high-value solutions to customers worldwide.

Photo - http://photos.prnewswire.com/prnh/20151112/286971
Logo - http://photos.prnewswire.com/prnh/20101012/SF78952LOGO

 

To view the original version on PR Newswire, visit: http://www.prnewswire.com/news-releases/altera-demonstrates-fpga-based-data-center-and-search-acceleration-solutions-at-supercomputing-2015-300178102.html

SOURCE Altera Corporation

Contact:
Altera Corporation
Web: http://www.altera.com




Review Article Be the first to review this article

Synopsys: Custom Compiler

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Real Intent: Leveraging on Investments
More Editorial  
Jobs
Field Application Engineer for Teradyne Inc at San Jose, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
FPGA Engineer for Teradyne Inc at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Upcoming Events
CODES+ISSS 2017, Oct 15-20, 2017, Lotte Hotel, Seoul, South Korea at Lotte Hotel Seoul Korea (North) - Oct 15 - 20, 2017
DVCon 2017 Europe, Oct 16 - 17, 2017, Munich, Germany at Holiday Inn Munich City Centre Munich Germany - Oct 16 - 17, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise