Cadence Announces Verification IP for ARM AMBA 5 AHB5

Immediate availability of new simulation VIP speeds development of latest IoT designs

SAN JOSE, Calif., Nov.10, 2015 — (PRNewswire) — Cadence Design Systems, Inc. (NASDAQ: CDNS), today announced verification IP (VIP) for the ARM® AMBA® 5 Advanced High-Performance Bus 5 (AHB5) specification. The announcement covers two new VIP titles in Cadence's portfolio including simulation VIP and assertion-based VIP. The simulation VIP, available now, supports all of the major logic simulators and enables verification engineers to perform in-depth verification with SystemVerilog-UVM testbenches. The assertion-based VIP, available in early 2016, supports the Cadence® JasperGold® formal verification platform, which enables design engineers to rapidly verify that their daily design changes are bug free.

Cadence Logo.

The newly announced ARMv8-M architecture is focused on security, scalability and efficiency, which includes the ARM TrustZone® technology. This technology takes a system approach to protect peripherals such as secure memory, crypto blocks, keyboards and screens from software attacks. The TrustZone technology is targeted specifically for small real time embedded microcontroller and system-on-chip (SoC) designs, including security functionality for IoT applications. Designers can take full advantage of the TrustZone technology by implementing the AHB5 interface, which is the latest version of the specification.

The new AHB5 protocol extends this security foundation to the SoC system. The protocol provides an efficient mechanism to manage and control access to secure SoC resources, offering a way to help ensure that secure resources can only be accessed by trusted software. The Cadence VIP solution enables existing AHB customers to upgrade to the newest version of the specification and verify that their designs work with the new features and functionalities.

The availability of VIP is key to the rapid adoption of new interface standards, as every new standard challenges verification engineers to learn it well enough to be able to validate their SoC designs. The Cadence VIP solution for AMBA protocols includes simulation VIP, assertion-based VIP, accelerated VIP, interconnect VIP and interconnect performance analysis tools. To learn more about Cadence VIP products, visit

"Our close partnership with ARM has enabled us to add support for AHB5 to the Cadence VIP catalog," said Erik Panu, corporate vice president of the IP Group, Cadence. "This addition to the widely used VIP solution for AMBA interfaces will further help our customers to be first to market with innovative products."

"As ARM IP and technologies expand into IoT and other emerging applications, VIP is essential for rapid customer deployment," said Andy Nightingale, vice president of system IP marketing, systems and software group, ARM. "Cadence has been a trusted source for high-quality VIP for AMBA interfaces for more than 12 years and consistently delivers support for new interfaces such as AHB5."       

About Cadence

Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers and research facilities around the world to serve the global electronics industry. More information about the company, its products and its services is available at  

© 2015 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence and the Cadence logo are registered trademarks of Cadence Design Systems, Inc. in the United States and other countries. ARM, AMBA, and TrustZone are registered trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved. All other trademarks are the property of their respective owners.

Logo -

For more information, please contact:
Cadence Newsroom
Email Contact

To view the original version on PR Newswire, visit:

SOURCE Cadence Design Systems, Inc.

Cadence Design Systems, Inc.

Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs

Featured Video
More Editorial  
Technical Support Engineer Germany/UK for EDA Careers at San Jose, CA
ASIC Design Engineer for Ambarella at Santa Clara, CA
Verification Engineer for Ambarella at Santa Clara, CA
ASIC Design Engineer 2 for Ambarella at Santa Clara, CA
Timing Design Engineer(Job Number: 17001757) for Global Foundaries at Santa Clara, CA
Upcoming Events
CDNLive Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Apr 11 - 12, 2017
10th Anniversary of Cyber-Physical Systems Week at Pittsburgh, PA, USA PA - Apr 18 - 21, 2017
DVCon 2017 China, April 19, 2017, Parkyard Hotel Shanghai, China at Parkyard Hotel Shanghai Shanghai China - Apr 19, 2017
Zuken Innovation World 2017 at Hilton Head Marriott Resort & Spa Hilton Head Island NC - Apr 24 - 26, 2017
DownStream: Solutions for Post Processing PCB Designs
Verific: SystemVerilog & VHDL Parsers

Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy