Allegro DVT Adds Support of 4:2:2 10-bit Video Profiles to its Multi-Format Encoder/Decoder Hardware IPs

Grenoble - November 04, 2015 - Allegro DVT, the leading provider of video codec hardware IPs and certification bitstreams, announces the availability of new versions of its multi-format video encoder and decoder IPs with additional video profiles that cover 4:2:2 chroma sampling and 10 bits per sample.

Both IPs offer best-in-class video quality, are built around a true multi-format architecture which allows sharing of HW resources between different codecs and feature a scalable multi-core architecture which can be scaled up or down to match the resolution of the target application. Furthermore, the new IPs are now available with the following extra profiles:

  • H.264/AVC High 4:2:2 Profile (Hi422P) up to 10 bits per sample
  • H.265/HEVC Main 4:2:2 10 Profile

for any resolution ranging from HD up to 4K@60Hz 10-bit.

The extension of supported video profiles significantly enhances video quality and opens up a wide range of new use cases such as video compression for broadcast contribution links or video processing in automotive applications.

Visit Allegro DVT at the  ARM TechCon 2015, booth  216, November 10-12 in Santa Clara, CA, to learn more about our video codec IP solutions.

Allegro DVT is a leading provider of H.264/MPEG-4 AVC|SVC|MVC, HEVC/H.265 and VP9 solutions, including industry standard compliance test suites, H.264/MPEG-4 AVC, HEVC/H.265 and VP9 encoder, codec and decoder hardware (RTL) IPs. Allegro DVT products have been chosen by more than 100 major IC providers, OEMs and broadcasters. For more information, visit  Allegro DVT's website or contact  Email Contact.
Copyright © 2015 ChipEstimate.com
Our address is 2655 Seely Avenue, San Jose, CA 95134




Review Article Be the first to review this article
Featured Video
Editorial
More Editorial  
Jobs
Lead Java Platform Engineer IOT-WEB for EDA Careers at San Francisco Area, CA
Senior FPGA Designer for Fidus Electronic Product Development at Fremont, CA
Technical Support Engineer for EDA Careers at Freemont, CA
Timing Design Engineer(Job Number: 17001757) for Global Foundaries at Santa Clara, CA
Verification Engineer for Ambarella at Santa Clara, CA
Technical Support Engineer Germany/UK for EDA Careers at San Jose, CA
Upcoming Events
CDNLive Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Apr 11 - 12, 2017
10th Anniversary of Cyber-Physical Systems Week at Pittsburgh, PA, USA PA - Apr 18 - 21, 2017
DVCon 2017 China, April 19, 2017, Parkyard Hotel Shanghai, China at Parkyard Hotel Shanghai Shanghai China - Apr 19, 2017
Zuken Innovation World 2017 at Hilton Head Marriott Resort & Spa Hilton Head Island NC - Apr 24 - 26, 2017
S2C: FPGA Base prototyping- Download white paper



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy