Allegro DVT Adds Support of 4:2:2 10-bit Video Profiles to its Multi-Format Encoder/Decoder Hardware IPs

Grenoble - November 04, 2015 - Allegro DVT, the leading provider of video codec hardware IPs and certification bitstreams, announces the availability of new versions of its multi-format video encoder and decoder IPs with additional video profiles that cover 4:2:2 chroma sampling and 10 bits per sample.

Both IPs offer best-in-class video quality, are built around a true multi-format architecture which allows sharing of HW resources between different codecs and feature a scalable multi-core architecture which can be scaled up or down to match the resolution of the target application. Furthermore, the new IPs are now available with the following extra profiles:

  • H.264/AVC High 4:2:2 Profile (Hi422P) up to 10 bits per sample
  • H.265/HEVC Main 4:2:2 10 Profile

for any resolution ranging from HD up to 4K@60Hz 10-bit.

The extension of supported video profiles significantly enhances video quality and opens up a wide range of new use cases such as video compression for broadcast contribution links or video processing in automotive applications.

Visit Allegro DVT at the  ARM TechCon 2015, booth  216, November 10-12 in Santa Clara, CA, to learn more about our video codec IP solutions.

Allegro DVT is a leading provider of H.264/MPEG-4 AVC|SVC|MVC, HEVC/H.265 and VP9 solutions, including industry standard compliance test suites, H.264/MPEG-4 AVC, HEVC/H.265 and VP9 encoder, codec and decoder hardware (RTL) IPs. Allegro DVT products have been chosen by more than 100 major IC providers, OEMs and broadcasters. For more information, visit  Allegro DVT's website or contact  Email Contact.
Copyright © 2015 ChipEstimate.com
Our address is 2655 Seely Avenue, San Jose, CA 95134




Review Article Be the first to review this article
CST: Webinar

Aldec Simulator Evaluate Now

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
The Future: EDA Hiring faces Headwinds
Peggy AycinenaIP Showcase
by Peggy Aycinena
Happy Talk: CEOs, Celebrity, Seasoning
More Editorial  
Jobs
RF IC Design Engineering Manager for Intel at Santa Clara, CA
DSP Tools Engineer for Cirrus Logic, Inc. at Austin, TX
Senior PIC Test Development Engineer for Infinera Corp at Sunnyvale, CA
Senior Formal FAE Location OPEN for EDA Careers at San Jose or Anywhere, CA
Design Verification Engineer for Cirrus Logic, Inc. at Austin, TX
Upcoming Events
Essentials of Electronic Technology: A Crash Course at Columbia MD - Jan 16 - 18, 2018
Essentials of Digital Technology at MD - Feb 13 - 14, 2018
IPC APEX EXPO 2018 at San Diego Convention Center San Diego CA - Feb 24 - 1, 2018
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise