DVCon Europe “Must See”: Aldec Tutorial and Demonstration on Adopting Easier UVM to Enable FPGA-Based Acceleration

MUNICH — (BUSINESS WIRE) — November 5, 2015Aldec, Inc., a pioneer in mixed HDL language simulation and hardware-assisted verification solutions for system and ASIC designs, is supporting the second Annual DVCon Europe conference taking place in Munich on Nov 11th and 12th. Not only have Aldec been chosen to present a technical tutorial on UVM acceleration, but they are also showing live demonstrations at the conference exhibition of hardware-assisted verification of UVM following Doulos Ltd.’s Easier UVM guidelines. John Aynsley, Chief Technology Officer of Doulos and pioneer of the UVM standard, says, “I am happy that Aldec endorses our Easier UVM approach as an excellent starting point and learning aid.”

The 90-minute tutorial focuses on the use of Easier UVM and SCE-MI to help teams get started with UVM and, importantly, to future-proof their UVM verification environments by making them acceleration-ready right from the start. Given the growth of FPGA-based emulation, simulation acceleration is becoming widely adopted, so the tutorial is timely in explaining that by being ready for acceleration, even late adopters of UVM can be early for the next wave of mainstream emulation.

Aldec verification expert Alex Grove will give a real-world example of the use of Easier UVM, following on from an introduction by Doulos earlier in the DVCon conference. “Many verification teams may be familiar with the potential benefits of FPGA-based verification,” says Grove. “However, there is little material on how to harness FPGAs into mainstream verification methodology such as UVM; our tutorial aims to fill that gap.” Krzysztof “Chris” Szczur, co-author of the tutorial, adds, “In the tutorial, Alex will explain a UVM test environment that is acceleration-ready through the use of the Accellera SCE-MI standard and Easier UVM. Delegates will learn how this approach allows tests to be run in simulation and then accelerated on an FPGA co-emulator through use of Aldec’s SCE-MI compiler.”

The adoption of UVM in Europe is patchy, with many verification teams yet to overcome barriers to adoption such as the learning curve and the need for greater simulation throughput. Obviously, Easier UVM code generator and guidelines can help with the learning curve, but Aldec engineers have also adopted the Easier UVM for their own internal use, allowing faster and more accurate creation of accelerator-ready Verification IP. Aldec will demonstrate the fruits of this approach at their exhibition booth during DVCon, and will feature Riviera Pro simulation and the HES-DVM co-emulation solution.

Aldec are enthusiastic supporters of the new DVCon Europe conference. “It is important that European verification teams harness the benefits of the latest tools and methodology, including UVM,” says Mirek Marciniszyn, Aldec’s Executive Director of Operations. “We strongly support the establishment and growth of DVCon Europe and wish it every success in its second year.”

To attend the Easier UVM tutorials by Aldec and Doulos, attendees must register as DVCon Europe delegates (fee payable); see http://dvcon-europe.org/registration for details.

To learn more about UVM and the Easier UVM guidelines and code generator from Doulos, see http://www.doulos.com/knowhow/sysverilog/uvm/.

About Aldec Hardware Emulation Solutions (HES)

HES-7™ provides SoC/ASIC hardware verification and software validation teams with a high-performance, scalable, and multi-purpose FPGA-based platform. HES-7, including HES-DVM, is used in labs worldwide for tasks including simulation acceleration, emulation, hybrid virtual prototypes, co-emulation, high-speed prototyping, and software validation at MHz speeds. Learn more about Aldec Hardware Emulation Solutions.

About Aldec

Established in 1984, Aldec is an industry leader in Electronic Design Verification and offers a patented technology suite including: RTL Design, RTL Simulators, Hardware-Assisted Verification, SoC and ASIC Prototyping, Emulation, Design Rule Checking, Clock Domain Crossing, VIP Transactors, Requirements Lifecycle Management, DO-254 Functional Verification and Military/Aerospace solutions. www.aldec.com

Aldec is a registered trademark of Aldec, Inc. All other trademarks or registered trademarks are the property of their respective owners.



Contact:

Aldec, Inc.
Christina Toole, 702-990-4400
Email Contact




Review Article Be the first to review this article
CST: Webinar November 9, 2017

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
DVCon Europe 2017: Munich and So much more
More Editorial  
Jobs
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Upcoming Events
25th IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC 2017) at Yas Viceroy Abu Dhabi Yas Marina Circuit, Yas Island Abu Dhabi United Arab Emirates - Oct 23 - 25, 2017
ARM TechCon 2017 at Santa Clara Convention Center Santa Clara CA - Oct 24 - 26, 2017
MIPI DevCon Bangalore 2017 at The Leela Palace Bengaluru India - Oct 27, 2017
MIPI DevCon Hsinchu City 2017 at Sheraton Hsinchu Hotel Taiwan - Oct 31, 2017
CST: Webinar series
TrueCircuits: UltraPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise