Real Intent to Exhibit Leading Verification Solutions at Second Annual DVCon Europe

SUNNYVALE, Calif. and MUNICH, Germany – Nov. 4, 2015 –


Real Intent, a provider of leading SoC and FPGA sign-off verification solutions


Will exhibit its Ascent and Meridian productsat the Design & Verification Conference & Exhibition Europe ( DVCon Europe) in Munich, Germany, next week through its European distribution partner EuropeLaunch. This two-day technical conference targets the application of standardized languages, tools, and methodologies for the design and verification of electronic systems and integrated circuits. Ascent products improve QoR and productivity of design teams by finding elusive bugs and getting rid of sources of uncertainty that are difficult to uncover using traditional Verilog or VHDL simulation. Meridian products accelerate sign-off verification of clock domain crossings and SDC in 500+M gate SoC designs.

Hosted by Accellera Systems Initiative, the second annual DVCon Europe is a very practical industry-focused conference on EDA standards and standardization. With a highly technical focus on System and IC design, verification and integration, DVCon Europe 2015 brings together industry experts, designers of electronic systems, ASICs and FPGAs, and those involved in the research, development and application of EDA tools and IP integration. It serves to boost the interest, use and development of EDA and IP standards in Europe. Real Intent exhibited its advanced SoC and FPGA sign-off verification solutions at the debut of DVCon Europe last year as well.


Foyer Großer Saal, Exhibit Table #E16
Prime exhibit times during coffee breaks, meals, and evening reception:

Wednesday, Nov. 11, 2015:
10:30 – 11:00, 12:30 – 13:30, 15:00 – 15:30, 18:00 – 20:00

Thursday, Nov. 12, 2015:
11:00 – 11:30, 12:30 – 14:00, 15:30 – 16:00

At the Holiday Inn Munich City Centre

Hochstrasse 3

81669 Munich, Germany

+49 (0) 89-4803-0


About Real Intent

Companies worldwide rely on Real Intent’s EDA software to accelerate early functional verification and advanced sign-off of electronic designs. Real Intent’s comprehensive CDC verification, advanced RTL analysis and sign-off solutions eliminate complex failure modes of SoCs, and lead the market in performance, capacity, accuracy and completeness. Please visit for more information.

Real Intent and the Real Intent logo are registered trademarks, and Meridian, iDebug and Ascent are trademarks of Real Intent, Inc. All other trademarks and trade names are the property of their respective owners.


CDC        Clock Domain Crossing
EDA       Electronic Design Automation
FPGA     Field Programmable Gate Array
IP           Intellectual Property
M           Million
QoR       Quality of Results
RTL        Register Transfer Level
SDC       Synopsys Design Constraints
SoC        System on Chip
VHDL    Very High-Level Design Language

Press contact:
Sarah Miller for Real Intent
ThinkBold Corporate Communications
Email Contact

Review Article Be the first to review this article
CST Webinar Series


Featured Video
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Acquiring Mentor: Four Good Ideas, One Great
More Editorial  
SENIOR ASIC Design Engineer for TiBit Communications at Petaluma, CA
Sr. staff ASIC Design Engineer -2433 for Microchip at San Jose, CA
Manager, Field Applications Engineering for Real Intent at Sunnyvale, CA
Upcoming Events
DeviceWerx - 2016 at Green Valley Ranch Casino & Resort Las Vegas NV - Nov 3 - 4, 2016
2016 International Conference On Computer Aided Design at Doubletree Hotel Austin TX - Nov 7 - 10, 2016
ICCAD 2016, Nov 7-10, 2016 at Doubletree Hotel in Austin, TX at Doubletree Hotel Austin TX - Nov 7 - 10, 2016
Electric&Hybrid Aerospace Technology Symposium 2016 at Conference Centre East. Koelnmesse (East Entrance) Messeplatz 1 Cologne Germany - Nov 9 - 10, 2016
S2C: FPGA Base prototyping- Download white paper

Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy