Phison Electronics Improves Time to Market by 40 Percent with Cadence Voltus-Fi Custom Power Integrity Solution

Delivered three silicon-proven designs for flash controller chips in the past 12 months

SAN JOSE, Calif., Oct. 14, 2015 — (PRNewswire) —  Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced that Phison Electronics Corporation has used the Cadence® Voltus™-Fi Custom Power Integrity Solution to achieve silicon-proven accuracy on electromigration and IR-drop (EMIR) checks for its most advanced flash controller chips. With the Voltus-Fi Custom Power Integrity Solution, Phison reduced its tapeout schedule by eight weeks, improving time to market by 40 percent while also increasing overall product reliability.

Cadence Logo.

The Voltus-Fi Custom Power Integrity Solution is a transistor-level EMIR tool that delivers foundry-certified SPICE-level accuracy in power signoff. For more information, please visit http://www.cadence.com/products/mfg/voltus-fi/.

The Phison design team delivered three proven silicon designs in 12 months by coupling the Voltus-Fi Custom Power Integrity Solution with the Virtuoso® custom design platform, which includes Cadence Spectre® Circuit Simulator and Quantus™ QRC Extraction Solution. The powerful, easy-to-use Cadence tool suite provided the design team with circuit simulation and layout EMIR analysis, debugging and fixing to improve overall design productivity.

"As we are moving to more advanced flash memory controllers, we have developed a unique circuit architecture that demonstrates our expertise in analog and custom memory IP to derive higher performance and larger capacity," said Aw Yong Chee Kong, president at Phison Electronics. "Using a low-power design methodology and maintaining power-grid integrity have become critical design requirements for signoff, especially at lower process nodes. By incorporating the Cadence Voltus-Fi Custom Power Integrity Solution into our design flow, Phison engineers have been able to find design weaknesses such as potential voltage drop and electromigration failures, preventing costly silicon re-spins."

"Analog mixed-signal designs inherently present challenges with EMIR analysis, and Voltus-Fi Custom Power Integrity Solution addresses these design areas," said Dr. Anirudh Devgan, senior vice president and general manager of the Digital and Signoff Group at Cadence. "By working very closely with Phison Electronics since we first launched Voltus-Fi last year, we've seen the company achieve better performance in simulation and visualization that enabled them to successfully deliver three reliable, silicon-proven designs with much shorter turnaround times."

About Cadence

Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers and research facilities around the world to serve the global electronics industry. More information about the company, its products and its services is available at www.cadence.com.

© 2015 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo, Spectre and Virtuoso are registered trademarks and Quantus and Voltus are trademarks of Cadence Design Systems, Inc. in the United States and other countries. All other trademarks are the property of their respective owners.

For more information, please contact:
Cadence Newsroom
408-944-7039
Email Contact

Logo - http://photos.prnewswire.com/prnh/20140102/SF39436LOGO

To view the original version on PR Newswire, visit: http://www.prnewswire.com/news-releases/phison-electronics-improves-time-to-market-by-40-percent-with-cadence-voltus-fi-custom-power-integrity-solution-300159426.html

SOURCE Cadence Design Systems, Inc.

Contact:
Cadence Design Systems, Inc.
Phison Electronics Corporation
Web: http://www.cadence.com




Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Simon Davidmann: A re-energized Imperas Tutorial at DAC
More Editorial  
Jobs
LVS for PDK Design Engineer SILICON VALLEY for EDA Careers at San Jose, CA
DDR 3-4-5 Developer with VIP for EDA Careers at San Jose, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
LVS PEX DESIGN ENGINEERS SILICON VALLEY for EDA Careers at San Jose, CA
Upcoming Events
11th International Conference on Verification and Evaluation of Computer and Communication Systems at 1455 DeMaisonneuve W. EV05.139 Montreal Quebec Canada - Aug 24 - 25, 2017
DVCon India 2017, Sept 14 - 15, 2017 at The Leela Palace Bengalore India - Sep 14 - 15, 2017
SMTA International 2017 at Rosemont IL - Sep 17 - 21, 2017
Verific: SystemVerilog & VHDL Parsers
TrueCircuits: UltraPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy