Arasan Chip Systems Announces the Industry’s First UFS 2.1 IP Solutions

Arasan, the leading provider of IP Cores for the JEDEC UFS and eMMC standards, announces Host Controller Total IP Solutions for the latest UFS standard 2.1

San Jose, CA - Arasan announces availability of UFS 2.1 Host Controller IP core supporting a maximum throughput of 5.8 Gbps with M-PHY HS-G3 single lane, or 11.6 Gbps with M-PHY HS-Gear 3 2-lane operation, meeting the greater data transfer rates and lower power requirements of advanced mobile applications such as smartphone and tablets.

  • UFS 2.1 introduces new extensions to UFS 2.0 
  • Support for multiple initiators for a UFS target device
  • Support for CMD priority for UPIUs
  • Support for FFU (Field Firmware Update) using Write buffer SCSI CMD
  • Support for data count (update in UPIU field) in terms of block size

“The adoption of UFS for high capacity, high performance low power storage is accelerating as the ecosystem matures.”, said Arasan’s Director Marketing Sam Beal.

Arasan’s UFS 2.1 digital controller IP has incorporated the MIPI UniProSM version 1.6 link layer with support for multi-lane operation and the optional Unified Memory Architecture (UMA) implementation. Arasan’s UFS 2.1 IP is available in both a Device Controller IP and Host Controller IP configurations, which incorporates the latest UFS Host Controller Interface (HCI) version 2.1. Arasan’s MIPI M-PHY® HS-G3 v3.1 IP is available in GDSII format for a variety of process technologies. In addition, Arasan’s Hardware Validation Platforms enable early validation of UFS 2.1 specification by emulating either a UFS 2.1 Host or Device systems at the interface protocol level.

Arasan’s UFS Host, Device and MPHY IP’s have been licensed and are in production with leading NAND Flash memory vendors and Application Processor companies. UFS Compliance and Production Testers from leading vendors also use Arasan’s UFS IP in combination with it’s MPHY operating at Gear 3 speeds. Arasan’s UFS solutions can be found in some of the leading edge smartphones available in the market today.

Availability

Arasan’s UFS 2.0 Total IP solution is available immediately for shipment, including UFS Host Controller, UFS Device Controller IP, Verification IP, Linux OS based Hardware Platform with UFS 2.0 Host Controller implementation, UniPro Link Layer IP and software stack, the MIPI M-PHY GDSII, and all associated documentation.

About Arasan

Arasan is an active contributor to JEDEC® and the MIPI® Alliance. Arasan’s UFS Device Controller IP has been licensed by major NAND Flash Memory vendors while the UFS Host Controller IP has been licensed by application processor suppliers, production test equipment suppliers, and emulation platform vendors. This broad adoption of Arasan’s UFS IP promotes compliance and compatibility. Arasan is also the leading provider of IP for eMMC, which can be found on almost all of the Smartphones available in the market today.

About JEDEC

For over 50 years, JEDEC has been the global leader in developing open standards and publications for the microelectronics industry. For more information, please visit http://www.jedec.org

About the MIPI Alliance

MIPI Alliance (MIPI) develops interface specifications for mobile and mobile-influenced industries. Founded in 2003, the organization has more than 275 member companies worldwide, more than 15 active working groups, and has delivered more than 45 specifications within the mobile ecosystem in the last decade. Members of the organization include handset manufacturers, device OEMs, software providers, semiconductor companies, application processor developers, IP providers, test and test equipment companies, as well as camera, tablet and laptop manufacturer.




Review Article Be the first to review this article
 True Circuits: IOT PLL

Aldec Webinar Nov 30

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Computer History Museum: the Future of War is Here
More Editorial  
Jobs
REVISED***Director Product Line RF/IC for EDA Careers at San Jose, CA
Senior PIC Test Development Engineer for Infinera Corp at Sunnyvale, CA
Principal PIC Hardware Controls Engineer for Infinera Corp at Sunnyvale, CA
ASIC Design Engineer for Infinera Corp at Sunnyvale, CA
Senior SW Developer for EDA Careers at San Jose, CA
Upcoming Events
“Empowering Leadership with WIT and WISDOM” at SEMI 673 South Milpitas Blvd. Milpitas CA - Nov 28, 2017
Artificial Intelligence and Convolution Neural Networks Discussion at San Jose State University Student Union Theater San Jose CA - Dec 4, 2017
Silicon Valley's Only Comprehensive Embedded Systems Conference at San Jose Convention Center 150 W. San Carlos St. San Jose CA - Dec 5 - 7, 2017
Oski Technology’s Decoding Formal Club Meeting at The Conference Center San Jose CA - Dec 7, 2017
TrueCircuits: UltraPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise