As the adaption of their cores becomes more widespread around the globe, this subsystem attaches to their TCP and UDP accelerators and provides unprecedented functionality to all software developers who are trying to interface a complex protocol hardware accelerator to their end applications on the host side without having to worry about managing protocols complex corner cases and management of error cases thereby reducing the management software workload particularly in high session count TCP accelerators.MILPITAS, Calif., Oct. 9, 2015 — (PRNewswire) — Intilop, Inc., a pioneer, most respected and recognized leader in providing Ultra-Low latency and Hyper Performance Complex Networking Protocol Accelerators like Full TCP, UDP, IGMP & other Mega IP Cores, Systems and Solutions since 2009, delivers another subsystem with functions handled by Host side TCP/UDP software for integration with their applications. It provides additional intelligence and functionality of some of the corner cases and error handlers which a typical Host has to manage for seamlessly integrating with their software applications, especially in high session count of 32 or more TCP/UDP applications. This programmable pre tested module with error handling and automatic recovery built-in mechanisms gives system developers yet another tool for easy integration with host side which is also highly reliable. In the past host management software had to be aware of 'too slow or dead connections.' In high session count, it was a bit more host processor workload which is now relieved. The Current version of this added module is scalable up to 256 TCP Sessions. Intilop's 10G TCP, UDP & IGMP Accelerators (Full Offload Engines) implement 2 through one thousand Simultaneous TCP Connections without requiring any external DDR and unlimited continuous connections. Addition of this capability to their 6-Year-Network-Hardened TCP & UDP cores, allows clients to accelerate integration with their applications. Accelerators with 16384 sessions require external DDR III memory. The TCP and UDP Accelerators deliver Bandwidth of up to 1.1 Gigabyte/sec per Physical port regardless of number of simultaneous or active TCP Sessions. In addition, it delivers the same Hyper Performance with same Ultra-low latency and Zero Jitter irrespective of number of active connections from 1 – 1024. A demo showing Thousands of TCP Servers and TCP Clients Sending and receiving TCP connection traffic is available upon request. An earlier version of the 16K Session TOE/UOE was demoed in SC14 in New Orleans, LA, November 17 – 20, 2014.
This deployment-ready, pre-verified FPGA system solution provides networking OEMs Ultra-low-latency and Hyper-performance for all networking equipment segments that have to process TCP, UDP and IGMP Protocols. Available in Altera and Xilinx tools chain, now clients can take advantage of this unprecedented power and performance at line rate, which is orders of magnitude faster than processing in TCP, UDP & IGMP in software stack, irrespective of whether the stack is running on host CPU or a CPU on a plugged in NIC. Specifically, these TCP & UDP Accelerators are targeted towards the next generation of Cloud Computing, Data Center, Network Security, Telecomm and all other Hyper Performance Network Computing server appliances in government and private enterprise system applications. The FPGA platform offers an 'Out of the box' working TCP, UDP and IGMP hardware stacks with unprecedented functionality, ultra small core size, high performance and flexibility. The Full TCP core runs without any CPU involvement through all stages of TCP transactions, including; ARP, connection set up, data transfer, tcp-retries and connection tear down. The TCP connections maintain the same high throughput and low latency/processing times regardless of number of simultaneous connections in progress. It is truly a full TCP/UDP/IGMP accelerator that runs without any involvement from the host or local CPU/software, besides the basic setup in the beginning and the end. This is a vast difference compared with other TCP Accelerator ASICs on various NICs that implement partial TCP or UDP Offloads and suffer major performance degradation when handling just 10-20 simultaneous TCP/UDP Sessions, not to speak of hundreds or thousands of simultaneous TCP connections.
In addition, the whole SOC subsystem containing EMAC & TOE, UOE & IGMP which only takes up less than 30K Altera ALMs and 1000 block RAMs. The previous gen core that implements 16K TCP and UDP Sessions integrates a DDRIII controller and requires an external DDR. Clients will be able to utilize FPGAs technology from Xilinx and Altera to get all of the benefits of TCP, UDP and IGMP hardware acceleration. A complete FPGA board/development Kit is delivered with pretested TOE/UOE & EMAC and PHY subsystem, which allows customers to start using the TOE/UOE Accelerators right out of the box. A 'Super simple' FIFO based User interface allows customers to also integrate their value add logic in a very short time. The new module is expected to hasten the adaption of this technology in the vast array of next generation network connected devices.
Their previous 6 generations of Full TCP Accelerators provide up to 256 and 16384 simultaneous TCP Connections and have been available on most FPGA boards/platforms.
As a pioneer, Intilop was the first company to deliver a series of Full TCP Offload Engines on FPGAs in 2009. Their sub 100 ns latency MAC+TOE&UOE are considered a 'Gold Standard' by the industry experts. The latency barrier of 100 nanoseconds and throughput of more than 1 G byte/s per port had been set by them since their first 10G Series of TCP engines in 2011. Now the same performance metrics are provided across all thousand simultaneous TCP Sessions.
The highly deterministic performance, reliable and proven ultra-low latency, coupled with customizability offered by the 10G TOE is being effectively applied to gain wire-speed competitive edge by all Networking Equipment makers.
Customers now have a larger variety of cutting edge TCP offload products from Intilop to choose from, when they want to move up in the nanosecond league from the microsecond league. By utilizing the full benefits of pivotal 10G TOE technologies they can confidently exceed their challenging network performance objectives.
The TOE's Patent pending architecture is highly scalable, customizable and adaptable without compromising the low latency and performance. Intilop's product-line solutions are available in flexible FPGA/ASIC/SoC technologies which can easily accommodate diverse set of Networking System Design specifications.
Working out of the box solutions with Choice of Cores implementing 16K, 8K, 1K, 256 and 32 Concurrent TCP/UDP Sessions and IGMP V3/V2 is available now at:
About Intilop: Intilop is a developer, provider, a recognized leader and pioneer in advanced networking silicon IP and system solutions, custom hardware solutions, SoC/ASIC/FPGA integrator and total system solutions provider for Networking, Network Security, storage and Embedded Systems.
To view the original version on PR Newswire, visit: http://www.prnewswire.com/news-releases/intilop-releases-yet-another-first-a-full-tcp--udp-host-side-application-interface-for-altera--xilinx-fpgas-for-softwares-use-that-is-implemented-in-low-latency-programmable-hardware-300157180.html