Mentor Graphics New Tessent ScanPro Product Delivers Giant Leap in Test Data Volume Compression

WILSONVILLE, Ore., Oct. 7, 2015 — (PRNewswire) —  Mentor Graphics Corporation (Nasdaq: MENT) today announced its new Tessent® ScanPro product, which features technology that significantly improves the test pattern volume reduction achievable with the company's Tessent TestKompress® ATPG compression solution. Because the volume of test patterns largely dictates the cost and time to test an integrated circuit (IC), the Tessent ScanPro product helps chip manufacturers to ship their products more quickly and cost effectively.

Mentor Graphics logo

The key technology in the Tessent ScanPro product, Embedded Deterministic Test (EDT) Test Points, applies local circuit modifications to reduce assignment conflicts that arise during the test pattern generation process. The resulting improvement in pattern generation efficiency translates into significant pattern count reduction. EDT Test Points are effective at reducing patterns generated for all types of fault models, including the advanced Cell-Aware fault model from Mentor®.

"Test times are becoming more problematic as our design sizes continue to grow," said Erez Menahem, Marvel NCD DFT Manager. "Using Mentor's EDT Test Point technology has allowed us to significantly reduce test pattern count, typically by 3x to 4x on several test cases, without any impact on quality."

The Tessent ScanPro product provides automation for inserting the EDT Test Points without affecting design performance or schedule. The analysis and insertion steps fit easily into any DFT flow. Test point locations are carefully chosen as to not impact timing closure. A number of placement constraints can also be controlled by the user.

"Our customers are continuously looking to reduce their test costs as their design sizes grow and quality requirements become more stringent," said Steve Pateras, product marketing director at Mentor Graphics. "Our new EDT Test Point technology in Tessent ScanPro provides a giant leap forward for test compression. Combining the EDT Test Points technology with the Tessent TestKompress solution can result in overall test data volume compression levels in the 200x to 400x range, with compression levels even higher for some designs."

The Tessent ScanPro product also delivers a comprehensive set of advanced scan DFT capabilities. It turns a gate-level netlist into a design that is completely ready for scan testing and pattern compression by generating and adding the most effective scan architecture. It also analyzes the design for possible test limitations, performs test-related design rule checks (DRCs), and automatically corrects errors, if desired. The Tessent ScanPro product also supports the insertion of dedicated and shared wrapper cells for a core-based, hierarchical DFT methodology.


The Tessent ScanPro product is available now.

About Mentor Graphics

Mentor Graphics Corporation is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world's most successful electronic, semiconductor and systems companies. Established in 1981, the company reported revenues in the last fiscal year in excess of $1.24 billion. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. World Wide Web site: .

(Mentor Graphics, Mentor, TestKompress and Tessent are registered trademarks of Mentor Graphics Corporation. All other company or product names are the registered trademarks or trademarks of their respective owners.)

For more information, please contact:

David Smith

Mentor Graphics



Logo -


To view the original version on PR Newswire, visit:

SOURCE Mentor Graphics Corporation

Mentor Graphics Corporation

Review Article Be the first to review this article

True Circuits:

Featured Video
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Acquiring Mentor: Four Good Ideas, One Great
More Editorial  
Manager, Field Applications Engineering for Real Intent at Sunnyvale, CA
Upcoming Events
SEMICON Europe at Grenoble France - Oct 25 - 27, 2016
ARM TechCon 2016 at Santa Clara Convention Center Santa Clara CA - Oct 25 - 27, 2016
Call For Proposals Now Open! at Santa Clara Convention Center, Santa Clara, CA California CA - Oct 25 - 27, 2016
DeviceWerx - 2016 at Green Valley Ranch Casino & Resort Las Vegas NV - Nov 3 - 4, 2016
S2C: FPGA Base prototyping- Download white paper
TrueCircuits: UltraPLL

Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy