ASSET InterTech’s new data mining tool streamlines the validation of serdes high-speed I/O buses

Automatically analyzing margin data on high-speed buses reduces total test times and speeds systems to market faster

Oct 6, 2015 -- The HSIO Validation Assistant (HVA), a new data mining tool for ASSET® InterTech’s ScanWorks® platform, automatically analyzes a database of signal integrity test data and quantifies the risk associated with potential design flaws or poorly performing devices on a system’s high-speed input/output (HSIO) buses.

As the throughput on HSIO buses has increased, they have become more sensitive to interference and their operating margins relative to their eye masks have decreased. The slightest design or assembly flaw, or a variation in the components on the circuit board, can severely reduce HSIO throughput, possibly causing a system crash. Many silicon providers, including Intel® Corporation, have recommended an extensive battery of validation tests on all of the lanes on the serdes HSIO buses on system circuit boards. And, these tests are typically performed on multiple prototype circuit boards. The alternative validation method would be simplistic pass/fail testing, but this fails to show how close the bus signaling is to its eye mask. By knowing the operating margin and analyzing it statistically, engineers can associate a level of confidence with the system’s operations.

ScanWorks HVA automatically organizes and correlates the validation database gathered by various validation teams in the organization so engineers can efficiently identify vulnerabilities. In addition, redundant validation testing can be identified and eliminated to speed up the validation process over the life cycle of the product.

“Continually validating a system over all of its life cycle has become tremendously important and much more complicated as the speeds of HSIO buses have escalated,” said Tim Caffee, ASSET’s vice president of design validation and test. “For example, Intel might recommend that the HSIO on a design should be validated with a suite of five tests on five different prototypes. Statistically analyzing all of that test data is not straightforward, so, unfortunately some system suppliers still rely on pass/fail validation testing and that is inadequate if you want to project the risks associated with a design. HSIO Validation Assistant gives engineers the information they need in a view that makes the most sense to them.”

ScanWorks HVA has been integrated into the ScanWorks HSIO tool that validates the signal integrity on all of the high-speed buses on Intel circuit board designs, including QuickPath Interconnect (QPI), Serial Management Interface (SMI), Double Data Rate (DDR) memory bus, PCI Express (PCIe), PCIe Graphics (PEG), Direct Memory Interface (DMI), Serial ATA (SATA) and Universal Serial Bus (USB).

ASSET recently posted a new eBook on data mining an HSIO validation test database. Entitled “Data Mining Analytics for Serdes HSIO Validation,” the eBook is free and can be downloaded from the eResources section of the website here:

About ASSET InterTech

ASSET InterTech ( is a leading supplier of tools to debug, validate and test software and hardware. The company’s SourcePoint™ software debug and trace platform and ScanWorks® platform for embedded instruments work in tandem to give engineers real insight from code to silicon. SourcePoint is a best-in-class, powerful debugger that includes advanced trace tools to gather data from code and quickly debug complex embedded software systems. ScanWorks controls instruments embedded in chips to test and validate chips and circuit boards. Together they empower engineers with tools and technology for the entire life-cycle of a system, beginning with software and hardware development, on to design validation, through software/hardware integration, and eventually testing the product in manufacturing and field service. ASSET InterTech is located at 2201 North Central Expressway, Suite 105, Richardson, TX 75080.

Follow us on:







Read the complete story ...

Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs

Featured Video
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
H-1B Visa: de Geus’ tragedy looms large
Peggy AycinenaIP Showcase
by Peggy Aycinena
IP for Cars: Lawsuits are like Sandstorms
More Editorial  
Lead Java Platform Engineer IOT-WEB for EDA Careers at San Francisco Area, CA
ASIC/FPGA Design Engineer for Palo Alto Networks at Santa Clara, CA
Mechanical Designer/Engineer for Palo Alto Networks at Santa Clara, CA
Staff Software Engineer - (170059) for brocade at San Jose, CA
Technical Support Engineer for EDA Careers at Freemont, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Upcoming Events
EDI CON China 2017! at Shanghai Convention & Exhibition Center of International Sourcing (SHCEC) No.2739 West Guangfu Road Putuo District, Shanghai (200062) China - Apr 25 - 27, 2017
2017 SEMICON Southeast Asia at SPICE Arena Penang Malaysia - Apr 25 - 27, 2017
2017 IoT Developers Conference at Santa Clara Convention Center California - Apr 26 - 27, 2017
Embedded Systems Conference ESC Boston 2017 at Boston Convention & Exhibition Center Boston MA - May 3 - 4, 2017

Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy