Intel Chooses Averna for Testing DOCSIS 3.1 Chipsets

MONTREAL, Oct. 6, 2015 — (PRNewswire) — Averna, an industry-leading developer of test solutions and services for communications and electronics device-makers worldwide, announced today that Intel has selected Averna's DP-1000 DOCSIS® Protocol Analyzer to test its DOCSIS 3.1 chipset prior to final certification.

Photo -

The DP-1000 captures and filters MAC-layer data in real-time to verify RF parameters, validate MAC-level communication, troubleshoot interoperability issues, and improve performance.

Developed with major industry players and designed for both DOCSIS 3.0 and DOCSIS 3.1, the DP-1000 provides users with state-of-the-art tools for analyzing, debugging, maintaining and monitoring local networks and Internet connections. Multiple system operators (MSOs), chipset manufacturers, product developers and certifications bodies use it to quickly find and correct trouble spots in order to maintain the highest quality of service possible.

Optimized for real-time signal processing with FPGA technology, the DP-1000 analyzes up to 32x8 single or bonded US/DS channels (DOCSIS 3.0) and 2x1 OFDM US/DS channels (DOCSIS 3.1), and includes numerous channel-filtering, demodulation, triggering, display, and upgrade features.

"Intel was seeking a solution to test its new chipset for D3.1 as well as D3.0, validate CableLabs® specifications for the MAC-layer and parts of the PHY-layer, as well as evaluate CMTS interoperability," said Alex Pelland, Director of Broadband Test Strategy at Averna. "Our DP-1000 DOCSIS Protocol Analyzer was a perfect fit for these requirements. Since DOCSIS 3.1 will enable a new generation of sophisticated products and cable services, broadband product developers like Intel will benefit from the DP-1000's ability to accelerate the important validation and certification phases."

DP-1000 Highlights

  • Supports both DOCSIS 3.0, 3.1, and some mixed mode
  • Input frequency range 100 MHz–1.8 GHz DS, 5 MHz –200 MHz US
  • Acquisition cards of 200 MHz bandwidth each
  • Contained in a single, 19-inch (48 cm), 4U rack for minimal footprint (60 lbs/27 kg)
  • FPGA-based architecture is highly flexible, configurable, upgradable and extendable
  • Many channel-filtering, demodulation & decoding, triggering, display, and upgrade features
  • Optional DOCSIS VSA enables RF spectrum and synchronized signal analysis for both US and DS, including burst, constellation, SNR, MER, EVM and power level

DP-1000 in the News
Averna received the 2015 Global DOCSIS Cable Networks New Product Innovation Award from Frost & Sullivan for pioneering its DP-1000 DOCSIS Protocol Analyzer solution. Read the complete Best Practices research.

Click to Tweet: From @Avernatech: Intel Chooses Averna for Testing #DOCSIS 3.1 Chipsets,

About Averna
As the leading Test Engineering company in the world, Averna is a strategic partner for electronic and communication product developers, helping them achieve higher product quality, faster time to market, and greater value from their test systems. Founded in 1999, Averna offers specialized expertise and innovative test solutions that deliver substantial financial, technical and brand benefits for hundreds of clients in the aerospace, automotive, consumer electronics, defense, life sciences, telecom and transportation industries. Averna has offices around the world, numerous industry certifications such as ISO, CSIA, and ITAR registration, and is partnered with National Instruments, Keysight Technologies, and JOT Automation.

© Copyright 2015 Averna. All rights reserved. Information subject to change without notice. Averna is a trademark of Averna Technologies Inc. CableLabs and DOCSIS are trademarks of Cable Television Laboratories, Inc. Other product and company names listed are trademarks of their respective companies.

Technical Information
Alex Pelland, Director of Broadband Test Strategy
Email Contact 
T: +1 514-842-7577 x689

Media Contact
Isabelle Pilon, Marketing Specialist
Email Contact
T: +1-514-842-7577 x421
M: +1-514-814-8928


To view the original version on PR Newswire, visit:



Review Article Be the first to review this article
CST Webinar Series


Featured Video
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Acquiring Mentor: Four Good Ideas, One Great
More Editorial  
Manager, Field Applications Engineering for Real Intent at Sunnyvale, CA
Upcoming Events
SEMICON Europe at Grenoble France - Oct 25 - 27, 2016
ARM TechCon 2016 at Santa Clara Convention Center Santa Clara CA - Oct 25 - 27, 2016
Call For Proposals Now Open! at Santa Clara Convention Center, Santa Clara, CA California CA - Oct 25 - 27, 2016
DeviceWerx - 2016 at Green Valley Ranch Casino & Resort Las Vegas NV - Nov 3 - 4, 2016
DownStream: Solutions for Post Processing PCB Designs
S2C: FPGA Base prototyping- Download white paper

Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy