DVCon Europe 2015 announces its Preliminary Technical Program Registration discount applies until October 1st, 2015

Sep 28, 2015 -- The Design and Verification Conference (DVCon) & Exhibition Europe is the leading European event covering the application of languages, tools and intellectual property for the design and verification of electronic systems and integrated circuits. Sponsored by Accellera Systems Initiative, DVCon Europe brings chip architects, design & verification engineers, and IP integrators the latest methodologies, techniques, applications and demonstrations for the practical use of EDA solutions for electronic design.

The conference will be held on Wednesday November 11th and Thursday November 12th, 2015 at the Holiday Inn Munich City Center, Hochstrasse 3, 81669 Munich, Germany.

Early bird registration discount is available through October 1st, 2015. Register today at: www.dvcon-europe.org/registration. Click here for Special hotel rates for attendees.

The Preliminary Technical Program is now available, covering the following themes:

  • System Level Design & Verification
  • Advanced Verification & Validation
  • Design for Functional Safety
  • IP Reuse and Design Automation
  • Analog and Mixed-Signal Design & Verification
  • Lower Power Techniques

DVCon Europe has selected high quality papers, tutorials and posters around best practices and user experiences on design and verification in SystemC, SystemVerilog, PSL, UVM, UPF, IP-XACT, and more.

The Highlights of DVCon Europe 2015 are:

  • Leading Industry Keynote Speaker: Hans Adlkofer, Vice President Automotive System Group, Infineon Technologies
  • 15 tutorials moderated by user companies, tool providers and training partners
  • Technical program covering 36 papers
  • Multiple tracks presenting 26 papers and a poster session hosting 10 posters
  • Exhibition show with demos from training partners, design tool and IP service providers
  • Gala Dinner included as part of the conference

ACCELLERA GLOBAL SPONSORS: ARM, Cadence, Intel, Mentor Graphics, Synopsys




Review Article Be the first to review this article
Featured Video
Jobs
Technical Support Engineer for EDA Careers at Freemont, CA
Sr. Staff Design SSD ASIC Engineer for Toshiba America Electronic Components. Inc. at San Jose, CA
ASIC FPGA Verification Engineer for General Dynamics Mission Systems at Bloomington, MN
SOC Logic Design Engineer for Global Foundaries at Santa Clara, CA
Principal Engineer FPGA Design for Intevac at Santa Clara, CA
Technical Marketing Manager Valley for EDA Careers at San Jose, CA
Upcoming Events
DVCon 2017 Conference at DoubleTree Hotel San Jose CA - Feb 27 - 2, 2017
IoT Summit 2017 at Great America ballroom, Santa Clara Convention Center Santa Clara CA - Mar 16 - 17, 2017
SNUG Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Mar 22 - 23, 2017
CDNLive Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Apr 11 - 12, 2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy