New performances specified for minimizing Power Regulator Capacitances

Grenoble, France – Reducing the cost of Bill-of-Material (BoM) remains SoC Integrators' vital challenge for IoT applications, while minimizing power consumption demands the acute complexity of mode control for Dynamic Voltage and Frequency "Stepping" (DVFS). 

External capacitors and their associated pins are the first target for BoM reduction, up to the ultimate solution provided by capless regulators

To avoid any risk on output voltage stability during current peaks, which may result in a performance degradation of the load, referring  to the maximum current surge only (Ipeak)  is  insufficient . Dolphin Integration thus  introduces the missing specification by launching the  innovative template needed for embedding low BoM regulators, down to pinless, namely the dynamic  Load Current Tolerance Template (LCT2). 

It enables users to improve the resulting Load Transient performance, which is the property of the  regulator and of the  load

For optimizing the pairing of regulator and load, an  Abacus for adapting the load capacitance with filler capacitors must be provided.

Besides this issue of load steady-state functioning, its start-up sequence must be secured beyond a mere Imax by complying with the dynamic  In-rush Current Tolerance Template (ICT2).
The need of both LCT2 and ICT2 is acute:

  • to secure the  efficiency of regulators beyond guess-work
  • to optimize a  capless regulator for the load internal capacitance
  • to enable parallel development of loads and regulators with  template budgets
  • to make good use of the needed  abacus for optimizing the overall Load Transient performance.

The LCT2 is a must in the specification of any regulator, as well as the ICT2, such as specified for the  iLR-LaDiable

Overall, Dolphin Integration empowers SoC integrators to embed and to optimize the whole power network with its complete offering of  regulators, compliant with the  DELTA Standard.




Review Article Be the first to review this article

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
DVCon Europe 2017: Munich and So much more
More Editorial  
Jobs
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Field Application Engineer for Teradyne Inc at San Jose, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
FPGA Engineer for Teradyne Inc at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Upcoming Events
Preparing for the Cognitive Era: Education, Occupation and You at SJSU Student Union Theater 211 South 9th Street San Jose CA - Oct 18, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017
15th IEEE/ACM ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise