New case study shows debugging multicore Linux software is accelerated when both trace and static tools can be used

Step-by-step approach reveals root causes in unexpected places

Sep 16, 2015 -- Software engineers can spend days or weeks tracking down bugs in complex software for multicore systems-on-a-chip (SoC), often delaying new product introductions. A new eBook by ASSET® InterTech explains how developers can take advantage of both trace and static analysis tools for greater insight into code execution and to identify root causes faster. The eBook describes a real world case study involving a SoC with Linux, but the methodology could be applied to software for Intel multicore processors as well.

ASSET® InterTech ( www.asset-intertech.com), a leading supplier of software and hardware debug, validation and test tools.

The problem is usually these bugs manifest themselves in one place in the code, but the real root cause is somewhere totally different, quite possibly in a process running on a different core entirely,” said Larry Osborn, an ASSET senior product manager and author of  the new eBook. “As a result, applying multiple tools – both trace and static analysis – is the best way to get the visibility that the engineer needs. This case study looks over an engineer’s shoulder, if you will, and outlines a step-by-step approach to trace back to the real root cause in a fraction of the time.”

Titled “Trace Accelerates Debug Analysis in Complex Linux Systems,” the new eBook shows how the root cause of a core dump bug was quickly found in code running on another core. The eBook is free and available for downloading now from the ASSET InterTech website in the eResources center at http://www.asset-intertech.com/eresources/trace-accelerates-debug-analysis-complex-linux-systems

Other informative eBooks, white papers and videos on issues relating to chip, board and system debug, validation and test also can be downloaded from: http://www.asset-intertech.com/eResources

About ASSET InterTech

ASSET InterTech ( www.asset-intertech.com) is a leading supplier of tools to debug, validate and test software and hardware. The company’s SourcePoint™ software debug and trace platform and ScanWorks® platform for embedded instruments work in tandem to give engineers real insight from code to silicon. SourcePoint is a best-in-class, powerful debugger that includes advanced trace tools to gather data from code and quickly debug complex embedded software systems. ScanWorks controls instruments embedded in chips to test and validate chips and circuit boards. Together they empower engineers with tools and technology for the entire life-cycle of a system, beginning with software and hardware development, on to design validation, through software/hardware integration, and eventually testing the product in manufacturing and field service. ASSET InterTech is located at 2201 North Central Expressway, Suite 105, Richardson, TX 75080.

Follow us on:

Facebook:        https://www.facebook.com/ASSETInterTech

LinkedIn:        http://www.linkedin.com/company/asset-intertech-inc.

Twitter:           https://twitter.com/ASSETInterTech

You Tube:       http://www.youtube.com/ASSETInterTech

Our blog – Test Data Out:      http://blog.asset-intertech.com/

 

########



Read the complete story ...


Review Article Be the first to review this article

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
DVCon Europe 2017: Munich and So much more
More Editorial  
Jobs
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
FPGA Engineer for Teradyne Inc at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Field Application Engineer for Teradyne Inc at San Jose, CA
Upcoming Events
15th IEEE/ACM ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017
ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
25th IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC 2017) at Yas Viceroy Abu Dhabi Yas Marina Circuit, Yas Island Abu Dhabi United Arab Emirates - Oct 23 - 25, 2017
CST: Webinar series
DownStream: Solutions for Post Processing PCB Designs
TrueCircuits: UltraPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise